Oasys Design Systems
Oasys Design Systems List of Employees There's an exhaustive list of past and present employees! Get comprehensive information on the number of employees at Oasys Design Systems. You can filter them based on skills, years of employment, job, education, department, and prior employment.
Oasys Design Systems Salaries. You can even request information on how much does Oasys Design Systems pay if you want to. Learn about salaries, pros and cons of working for Oasys Design Systems directly from the past employees.
Find People by Employers You can rekindle an old relationship, reconnect with a long-lost friend, former boss, business acquaintance who might be useful in your new line of work. With our employee database, the possibilities are endless. All you have to do is type in a couple of keywords and we'll bring you the exact information you wanted!
10 Oasys Design Systems employees in database. Find out everything there's to know about Oasys Design Systems employees. We offer you a great deal of unbiased information from the internal database, personal records, and many other details that might be of interest to you.
Oasys Design Systems Employees
Employee
Years
Job
Industry
Bill Deegan Bill Deegan's Oasys Design Systems Experience November 2008 - December 2013
Job
Industry Computer Software
Experience
Confidential Client June 2014 - Present
Bad Dog Consulting December 2000 - Present
SimplySmart Asset Management, Inc. June 2010 - Present
Mentor Graphics February 2014 - March 2015
Oasys Design Systems November 2008 - December 2013
Tabula March 2012 - July 2012
Tabula June 2009 - January 2011
EFI November 2007 - March 2009
Blaze-DFM November 2005 - August 2008
Overtime Fitness 2008 - 2008
Skills
GNU Make, Perl, Python, Sun Grid Engine, C, C++, Apache, Bugzilla, BuildBot, SCons, NSIS, Shell Scripting, Linux, Perforce, Testing, Software Project..., Java, Oracle Grid, Software Development, Build Automation, Buildbot, Debugging, Unix, Software Engineering, Subversion, Management
Education
Rochester Institute of Technology 1986 — 1990
BS, Computer Engineering
Huntington High School 1982 — 1986
Confidential Client June 2014 - Present
Bad Dog Consulting December 2000 - Present
SimplySmart Asset Management, Inc. June 2010 - Present
Mentor Graphics February 2014 - March 2015
Oasys Design Systems November 2008 - December 2013
Tabula March 2012 - July 2012
Tabula June 2009 - January 2011
EFI November 2007 - March 2009
Blaze-DFM November 2005 - August 2008
Overtime Fitness 2008 - 2008
Skills
GNU Make, Perl, Python, Sun Grid Engine, C, C++, Apache, Bugzilla, BuildBot, SCons, NSIS, Shell Scripting, Linux, Perforce, Testing, Software Project..., Java, Oracle Grid, Software Development, Build Automation, Buildbot, Debugging, Unix, Software Engineering, Subversion, Management
Education
Rochester Institute of Technology 1986 — 1990
BS, Computer Engineering
Huntington High School 1982 — 1986
Sathishkumar Balasubramanian Sathishkumar Balasubramanian's Oasys Design Systems Experience January 2010 - March 2011
Job Experienced Marketing and Product Executive Berkeley MBA
Industry Semiconductors
Experience
Synopsys February 2014 - Present
Cadence Design Systems May 2012 - February 2014
Dow Venture Capital May 2012 - August 2012
Cadence Design Systems March 2011 - July 2012
Oasys Design Systems January 2010 - March 2011
Cadence Design Systems April 2008 - December 2009
Cadence Design Systems January 2006 - December 2009
Cadence Design Systems January 2001 - December 2005
Synopsys Inc May 2000 - September 2000
Skills
SoC, IC, Semiconductors, Product Strategy, EDA, Product Marketing, International Sales, Competitive Marketing..., Competitive Analysis, Strategic Planning, Corporate Blogging, Mixed Signal, ASIC, Cross-functional Team..., Go-to-market Strategy, Product Launch, Awesomeness, Product Management, Low-power Design, Market Analysis, Mobile Devices, Simulations, Enterprise Software, Product Lifecycle..., ARM, Lead Generation, Management, FPGA, Market Research, Embedded Systems, Analog, Microprocessors, VHDL, Technical Marketing, Verilog, Business Development, Wireless, SaaS, Semiconductor Industry, Strategic Partnerships, Consumer Electronics, Sales Enablement, Leadership, Strategy
Education
University of California, Berkeley - Walter A. Haas School of Business
MBA, Marketing & Strategy
University of Alabama in Huntsville
Masters in ECE, Electrical & Computer Engineering
University of Madras
Bachelor of Engineering, Electronics & Communication
Sindhi Model School
High School
Synopsys February 2014 - Present
Cadence Design Systems May 2012 - February 2014
Dow Venture Capital May 2012 - August 2012
Cadence Design Systems March 2011 - July 2012
Oasys Design Systems January 2010 - March 2011
Cadence Design Systems April 2008 - December 2009
Cadence Design Systems January 2006 - December 2009
Cadence Design Systems January 2001 - December 2005
Synopsys Inc May 2000 - September 2000
Skills
SoC, IC, Semiconductors, Product Strategy, EDA, Product Marketing, International Sales, Competitive Marketing..., Competitive Analysis, Strategic Planning, Corporate Blogging, Mixed Signal, ASIC, Cross-functional Team..., Go-to-market Strategy, Product Launch, Awesomeness, Product Management, Low-power Design, Market Analysis, Mobile Devices, Simulations, Enterprise Software, Product Lifecycle..., ARM, Lead Generation, Management, FPGA, Market Research, Embedded Systems, Analog, Microprocessors, VHDL, Technical Marketing, Verilog, Business Development, Wireless, SaaS, Semiconductor Industry, Strategic Partnerships, Consumer Electronics, Sales Enablement, Leadership, Strategy
Education
University of California, Berkeley - Walter A. Haas School of Business
MBA, Marketing & Strategy
University of Alabama in Huntsville
Masters in ECE, Electrical & Computer Engineering
University of Madras
Bachelor of Engineering, Electronics & Communication
Sindhi Model School
High School
Sandeep Bhatia Sandeep Bhatia's Oasys Design Systems Experience February 2010 - September 2013
Job TLM Software Engineering at Google
Industry Computer Software
Experience
Google September 2013 - Present
Oasys Design Systems February 2010 - September 2013
Atrenta January 2009 - February 2010
Cadence Design Systems 1998 - January 2009
Cross Check 1994 - 1998
Skills
Low-power Design, TCL, Logic Synthesis, C++, ATPG, EDA, SoC, ASIC, VLSI, Static Timing Analysis, DFT, Verilog, Embedded Systems, RTL coding, Semiconductors
Education
Princeton University 1990 — 1994
Ph.D.
University of Rochester 1988 — 1990
M.S.
Indian Institute of Technology, Delhi 1984 — 1988
B. Tech.
Google September 2013 - Present
Oasys Design Systems February 2010 - September 2013
Atrenta January 2009 - February 2010
Cadence Design Systems 1998 - January 2009
Cross Check 1994 - 1998
Skills
Low-power Design, TCL, Logic Synthesis, C++, ATPG, EDA, SoC, ASIC, VLSI, Static Timing Analysis, DFT, Verilog, Embedded Systems, RTL coding, Semiconductors
Education
Princeton University 1990 — 1994
Ph.D.
University of Rochester 1988 — 1990
M.S.
Indian Institute of Technology, Delhi 1984 — 1988
B. Tech.
Bo Hu's Oasys Design Systems Experience January 2007 - August 2008
Job Engineering Manager at Dropbox
Industry Internet
Experience
Dropbox January 2014 - Present
Facebook November 2008 - July 2013
Searchme Inc. August 2008 - October 2008
Oasys Design Systems January 2007 - August 2008
Velogix April 2004 - January 2007
Education
University of California, Santa Barbara 1999 — 2004
Ph.D, Computer Engineering
Tsinghua University 1994 — 1999
BS, Electrical Engineering
Dropbox January 2014 - Present
Facebook November 2008 - July 2013
Searchme Inc. August 2008 - October 2008
Oasys Design Systems January 2007 - August 2008
Velogix April 2004 - January 2007
Education
University of California, Santa Barbara 1999 — 2004
Ph.D, Computer Engineering
Tsinghua University 1994 — 1999
BS, Electrical Engineering
Harm Arts's Oasys Design Systems Experience May 2004 - December 2013
Job Synthesis Technologist at Mentor Graphics
Industry Computer Software
Experience
Mentor Graphics December 2013 - Present
Oasys Design Systems May 2004 - December 2013
Cadence Design Systems September 1998 - May 2004
Ambit Design Systems February 1997 - September 1998
Eindhoven University February 1989 - November 1996
Skills
ASIC, EDA, TCL, Algorithms, SoC, Semiconductors, Verilog, C++, VHDL, Perl
Education
Eindhoven University of Technology 1981 — 1989
Mentor Graphics December 2013 - Present
Oasys Design Systems May 2004 - December 2013
Cadence Design Systems September 1998 - May 2004
Ambit Design Systems February 1997 - September 1998
Eindhoven University February 1989 - November 1996
Skills
ASIC, EDA, TCL, Algorithms, SoC, Semiconductors, Verilog, C++, VHDL, Perl
Education
Eindhoven University of Technology 1981 — 1989
Didier Mazzola's Oasys Design Systems Experience January 2011 - June 2013
Job Senior R&D Engineer at Synopsys
Industry Computer Software
Experience
Synopsys July 2013 - Present
Oasys Design Systems January 2011 - June 2013
CADENCE January 1998 - December 2010
Compass Design Automation February 1996 - January 1998
Skills
EDA, C++, Verilog, Algorithms, Software Engineering, Debugging, C, ASIC, VHDL, SoC, Linux, Timing, VLSI, Software Development, Physical Design, Cadence, Logic Synthesis, Formal Verification
Education
ENSEEIHT - Ecole Nationale Supérieure d'Electrotechnique, d'Electronique, d'Informatique, d'Hydraulique et des Télécommunications 1992 — 1994
Synopsys July 2013 - Present
Oasys Design Systems January 2011 - June 2013
CADENCE January 1998 - December 2010
Compass Design Automation February 1996 - January 1998
Skills
EDA, C++, Verilog, Algorithms, Software Engineering, Debugging, C, ASIC, VHDL, SoC, Linux, Timing, VLSI, Software Development, Physical Design, Cadence, Logic Synthesis, Formal Verification
Education
ENSEEIHT - Ecole Nationale Supérieure d'Electrotechnique, d'Electronique, d'Informatique, d'Hydraulique et des Télécommunications 1992 — 1994
Changbo Long's Oasys Design Systems Experience May 2012 - December 2013
Job Lead Engineer at Mentor Graphics
Industry Computer Software
Experience
Mentor Graphics January 2014 - Present
Oasys Design Systems May 2012 - December 2013
Synopsys June 2006 - May 2012
Skills
Low-power Design, Compilers, EDA, Logic Synthesis, ASIC
Education
University of California, Los Angeles 2003 — 2006
Ph.D, Electrical Engineering, 3.93
University of Wisconsin-Madison 2001 — 2003
M.S, Electrical and Computer Engineering, 3.93
Tsinghua University 1999 — 2001
M.S., Electrical and Electronics Engineering
Tsinghua University 1994 — 1999
B.S., Electrical and Electronics Engineering
Mentor Graphics January 2014 - Present
Oasys Design Systems May 2012 - December 2013
Synopsys June 2006 - May 2012
Skills
Low-power Design, Compilers, EDA, Logic Synthesis, ASIC
Education
University of California, Los Angeles 2003 — 2006
Ph.D, Electrical Engineering, 3.93
University of Wisconsin-Madison 2001 — 2003
M.S, Electrical and Computer Engineering, 3.93
Tsinghua University 1999 — 2001
M.S., Electrical and Electronics Engineering
Tsinghua University 1994 — 1999
B.S., Electrical and Electronics Engineering
Qingzhou (Ben) Wang's Oasys Design Systems Experience March 2010 - March 2011
Job Software Engineer at Uber
Industry Computer Software
Experience
Uber June 2015 - Present
Google March 2011 - June 2015
Oasys Design Systems March 2010 - March 2011
Synopsys March 2007 - March 2010
Skills
Computer Science, Search, Algorithms, C++, C, Python, TCL, EDA, Optimization, Linux, Distributed Systems, Software Development, Verilog, Programming, VLSI, Software Engineering, Shell Scripting, Machine Learning, Neural Networks, Big Data, Object Oriented Design, Multithreading, Debugging
Education
University of Illinois at Chicago 2001 — 2007
MS, Computer Science
Tsinghua University 1994 — 1999
BE, Automation
Peking University HIgh School
Peking University HIgh School
Uber June 2015 - Present
Google March 2011 - June 2015
Oasys Design Systems March 2010 - March 2011
Synopsys March 2007 - March 2010
Skills
Computer Science, Search, Algorithms, C++, C, Python, TCL, EDA, Optimization, Linux, Distributed Systems, Software Development, Verilog, Programming, VLSI, Software Engineering, Shell Scripting, Machine Learning, Neural Networks, Big Data, Object Oriented Design, Multithreading, Debugging
Education
University of Illinois at Chicago 2001 — 2007
MS, Computer Science
Tsinghua University 1994 — 1999
BE, Automation
Peking University HIgh School
Peking University HIgh School
Nikolay Rubanov's Oasys Design Systems Experience April 2012 - Present
Job Principal Engineer at Cadence Design Systems
Industry Semiconductors
Experience
Cadence Design Systems August 2013 - Present
Oasys Design Systems April 2012 - Present
Magma Design Automation October 2010 - April 2012
Cadence Design Systems April 2005 - October 2010
Magma Design Automation November 2003 - March 2005
Circuit Semantics, Inc. April 2000 - October 2003
Skills
EDA, Digital Signal..., Neural Networks and..., Physical Design..., Signal Integrity and..., Computational Algorithms, Modern Graph Algorithms, Numerical Optimization, Pattern Recognition, Statistical and...
Education
Belarusian State University 1983 — 1990
Master of Science (with Honors), Computer Science
Cadence Design Systems August 2013 - Present
Oasys Design Systems April 2012 - Present
Magma Design Automation October 2010 - April 2012
Cadence Design Systems April 2005 - October 2010
Magma Design Automation November 2003 - March 2005
Circuit Semantics, Inc. April 2000 - October 2003
Skills
EDA, Digital Signal..., Neural Networks and..., Physical Design..., Signal Integrity and..., Computational Algorithms, Modern Graph Algorithms, Numerical Optimization, Pattern Recognition, Statistical and...
Education
Belarusian State University 1983 — 1990
Master of Science (with Honors), Computer Science
Bob Widman's Oasys Design Systems Experience February 2009 - January 2014
Job Customer Support & Documentation Specialist
Industry Computer Software
Experience
Breker Verification Systems March 2013 - Present
Oasys Design Systems February 2009 - January 2014
Cadence Design Systems July 2004 - January 2009
Verisity October 1996 - November 2003
Systems Science February 1996 - September 1996
Widman Associates September 1993 - February 1996
HDL Systems January 1992 - September 1993
Cadence Design Systems March 1991 - January 1992
Gateway Design September 1989 - March 1991
Gateway Design August 1988 - September 1989
Skills
EDA, FrameMaker, Online Help, Verilog, VHDL, Customer Support, Customer Product..., Employee Training, MySQL, RoboHelp, PowerPoint, Microsoft Excel, Dreamweaver, PHP, Microsoft Word, DITA, Photoshop, Lightroom, Layout, WebWorks, Logic Synthesis, Semiconductors, ASIC, Testing, Software Documentation, Technical Writing, Simulations, Start-ups, SoC, Product Management, Perl
Education
New Mexico Highlands University
MBA, Business
University of Nebraska-Lincoln
MS, Electrical Engineering
University of Nebraska-Lincoln
BS, Mathematics
Breker Verification Systems March 2013 - Present
Oasys Design Systems February 2009 - January 2014
Cadence Design Systems July 2004 - January 2009
Verisity October 1996 - November 2003
Systems Science February 1996 - September 1996
Widman Associates September 1993 - February 1996
HDL Systems January 1992 - September 1993
Cadence Design Systems March 1991 - January 1992
Gateway Design September 1989 - March 1991
Gateway Design August 1988 - September 1989
Skills
EDA, FrameMaker, Online Help, Verilog, VHDL, Customer Support, Customer Product..., Employee Training, MySQL, RoboHelp, PowerPoint, Microsoft Excel, Dreamweaver, PHP, Microsoft Word, DITA, Photoshop, Lightroom, Layout, WebWorks, Logic Synthesis, Semiconductors, ASIC, Testing, Software Documentation, Technical Writing, Simulations, Start-ups, SoC, Product Management, Perl
Education
New Mexico Highlands University
MBA, Business
University of Nebraska-Lincoln
MS, Electrical Engineering
University of Nebraska-Lincoln
BS, Mathematics