Cadence Design Systems

Industry: Software company

Description

Cadence Design Systems, Inc. is an American multinational electronic design automation software and engineering services company, founded in 1988 by the merger of SDA Systems and ECAD, Inc. CEO: Lip-Bu Tan (Jan 2009–) Headquarters: San Jose, California, United States Revenue: 1.816 billion USD (2016) Subsidiaries: Sigrity, Tensilica, Chip Estimate Corp, nusemi inc,

Cadence Design Systems List of Employees There's an exhaustive list of past and present employees! Get comprehensive information on the number of employees at Cadence Design Systems. You can filter them based on skills, years of employment, job, education, department, and prior employment.

Cadence Design Systems Salaries. You can even request information on how much does Cadence Design Systems pay if you want to. Learn about salaries, pros and cons of working for Cadence Design Systems directly from the past employees.

Find People by Employers You can rekindle an old relationship, reconnect with a long-lost friend, former boss, business acquaintance who might be useful in your new line of work. With our employee database, the possibilities are endless. All you have to do is type in a couple of keywords and we'll bring you the exact information you wanted!

3,182 Cadence Design Systems employees in database. Find out everything there's to know about Cadence Design Systems employees. We offer you a great deal of unbiased information from the internal database, personal records, and many other details that might be of interest to you.

Cadence Design Systems Employees

Employee
Years
Job
Industry
Arathi Seshagiri Arathi Seshagiri Weatherford, Texas Details
Arathi Seshagiri's Cadence Design Systems Experience August 2002 - April 2003
Job Finance Professional
Industry Financial Services
Experience
Philips Healthcare  April 2012 - February 2014
Philips Healthcare  February 2011 - March 2012
Philips Healthcare  August 2010 - January 2011
GlobalGiving  June 2009 - September 2009
Infosys Technologies Ltd  May 2003 - July 2008
Cadence Design Systems   August 2002 - April 2003
Compaq  June 2000 - January 2002

Skills
Business Strategy, Financial Modeling, Strategy, Competitive Analysis, Management Consulting, Program Management, Strategic Planning, Analytics, Product Management, Business Development, Due Diligence, Mergers, Business Planning, Project Management, Data Analysis, Cross-functional Team..., Financial Analysis, Market Analysis, Business Analysis, Entrepreneurship, Analysis, Corporate Finance, Mergers & Acquisitions

Education
The Tuck School of Business at Dartmouth   2008 — 2010
MBA, General Management

Bangalore University   1998 — 2000
Bachelor of Commerce, Accounting and Business/Management

Institute of Chartered Accountants of India   1998 — 2000
ACA, Accounting and Finance

Pankaj Mayor Pankaj Mayor San Francisco Bay Area Details
Pankaj Mayor's Cadence Design Systems Experience 2011 - 2013
Job Marketing and Business Development Executive
Industry Computer Software
Experience
GLOBALFOUNDRIES  2014 - Present
Ocoos.com  2013 - Present
MuseMaze   2013 - Present
NetSpeed Systems  2011 - Present
Cadence Design Systems   2011 - 2013
Silicon Integration Initiative, Inc.   2011 - 2013
Cadence Design Systems   2010 - 2011
Cadence Design Systems   2009 - 2009
Power.org   2005 - 2008
Cadence Design Systems   2004 - 2008

Skills
Semiconductors, ASIC, Product Marketing, SoC, Go-to-market Strategy, Product Management, Enterprise Software, Strategic Partnerships, Start-ups, Cross-functional Team..., Product Development, Demand Generation, Embedded Systems, Electronics, SaaS, Competitive Analysis, Strategy, Mixed Signal, Product Lifecycle..., Solution Selling, Cloud Computing, Business Development, Analog, Wireless, Executive Management, Digital Marketing, Integrated Marketing, Mobile Applications, Business Alliances, Strategic Alliances, Mobile Devices, E-commerce, Management, Marketing Strategy, CRM, EDA

Education
Stanford University Graduate School of Business   2005 — 2005
Stanford Executive Institute

Syracuse University   1988 — 1991
PhD Candidate (All But Dissertation), Computer Engineering

Syracuse University   1987 — 1989
MS, Computer Engineering

Birla Institute of Technology and Science, Pilani   1983 — 1987
B.E., Electrical and Electronics Engineering

Sandeep Tare Sandeep Tare Dallas/Fort Worth Area Details
Sandeep Tare's Cadence Design Systems Experience 2002 - 2006
Job Marketing & Operations Manager at Texas Instruments
Industry Semiconductors
Experience
Texas Instruments  September 2014 - Present
Texas Instruments  June 2012 - August 2014
Texas Instruments  2011 - June 2012
Texas Instruments  2006 - 2010
Cadence Design Systems   2002 - 2006
Atrenta  2001 - 2001
Cadence Design Systems, India   1999 - 2000

Skills
Semiconductors, Mixed Signal, Product Marketing, Analog, EDA, Channel Marketing, Servers, Product Launch, Go to market strategy, Enterprise Storage, Cloud Computing, Reference Designs, Market Analysis, Market Development, Designing Marketing..., Multi-media Marketing..., Mass Market, Vertical Market..., Product Management, Cross-functional Team..., Perl, SoC

Education
The University of Texas at Austin - The Red McCombs School of Business   2010 — 2012
MBA

BITS Pilani   1994 — 1998
MS

Dale Bronson Dale Bronson Raleigh, North Carolina Details
Dale Bronson's Cadence Design Systems Experience May 2014 - Present
Job Lead Design Engineer at Cadence Design Systems
Industry Information Technology and Services
Experience
Cadence Design Systems   May 2014 - Present
IBM  February 1998 - May 2014
Link Flight Simulation  February 1981 - May 1996

Skills
High-speed board design, Board Bring-up, Test Equipment, Debugging, Computer Architecture, Electrical Engineering, Troubleshooting, PowerPC, Hardware Architecture, Signal Integrity, Processors, Microprocessors, Simulations, Circuit Design, FPGA, SoC, Testing, Electronics, PCB design, Cadence, Physical Design

Education
SUNY Binghamton   1982 — 1989
Bachelor of Technology (BTech), Electrical and Electronics Engineering

Broome Community College   1978 — 1980
Associate of Arts and Sciences (AAS), Electrical and Electronics Engineering

Tim Johnston Tim Johnston San Francisco Bay Area Details
Tim Johnston's Cadence Design Systems Experience 1995 - 1999
Job Career & WorkLife Management Coach
Industry Professional Training & Coaching
Experience
WorkLifeYoda   March 1999 - Present
WayFinders Careers   September 2008 - Present
Torchiana, Mastrov & Sapiro   March 2008 - Present
Torchiana, Mastrov & Sapiro   1999 - 2008
Saba Software  October 2000 - July 2001
Cadence Design Systems   1995 - 1999
Advanced Micro Devices (AMD)   1993 - 1995

Skills
Career Counseling, Career Management, Executive Search, Coaching, Human Resources, Leadership, Management, Job Coaching, Career Development, Consulting, MBTI, Training, Outplacement, Job Search Strategies, Workshop Facilitation, Executive Coaching, Job Search, Strategic Planning, Interviews, Technical Recruiting, Succession Planning, Organizational..., Employee Relations, Start-ups, Employee Training, Employee Engagement, Business Development, Mergers & Acquisitions, Management Consulting, Executive Management, Workforce Planning, Interview Skills..., Culture Change, Social Media, platform training, DISC, Recruiting

Education
University of California, Berkeley   1971 — 1975
BA, International Economics

Bellarmine College Preparatory   1967 — 1971

Nagesh Gupta Nagesh Gupta San Francisco Bay Area Details
Nagesh Gupta's Cadence Design Systems Experience March 2010 - July 2013
Job Founder & CEO at Auviz Systems
Industry Computer Hardware
Experience
Auviz Systems   October 2013 - Present
Cadence Design Systems   March 2010 - July 2013
Taray, Inc   January 2003 - April 2010
Redwave Networks   2000 - 2002
Hewlett-Packard Company  1993 - 2000
WTI Advanced Technologies, India   1989 - 1992

Skills
FPGA, Engineering, Xilinx, Semiconductors, Hardware Design, EDA, New Business Development, Business Strategy, Engineering Management, Start-ups, Low-power Design, Processors, Hardware Architecture, PCB design, Digital Signal..., Embedded Systems, ASIC, SoC, Hardware, Algorithms, VLSI, Product Management, IC, Verilog

Education
The University of Kansas   1992 — 1993
MS

Birla Institute of Technology and Science, Pilani   1985 — 1989
BE

Darpan Seth Darpan Seth Greater Boston Area Details
Darpan Seth's Cadence Design Systems Experience 1995 - 1996
Job CEO & Managing Partner at Expicient Inc.
Industry Computer Software
Experience
Expicient Inc, a part of Publicis.Sapient   March 2007 - Present
Sterling Commerce (an IBM company)   January 2001 - July 2006
Cambridge Technology Partners  1999 - 2001
Hewlett Packard  1996 - 1997
Cadence Design Systems   1995 - 1996

Skills
Integration, Marketing Strategy, Order Management, E-commerce, Business Analysis, Product Management, Enterprise Architecture, Multi-Channel Retail, Business Development, Mobile Strategy &..., Mobile Devices, Multi-channel Retail, Enterprise Software, Strategy, SOA, Requirements Analysis, Weblogic, Management, Mobile Applications, Entrepreneurship, SaaS, SDLC, IT Strategy, Project Management, Software Project..., Team Management, Pre-sales, Business Intelligence, Cloud Computing

Education
Indian Institute of Management, Bangalore   1997 — 1999
MBA, Strategy, Marketing

Birla Institute of Technology and Science   1991 — 1996
Master of Science (MS), Mathematics

Birla Institute of Technology and Science, Pilani   1991 — 1996
B.E., Computer Science

St. Peters College, Agra

Sherri Ng Griffin Sherri Ng Griffin Greater Boston Area Details
Sherri Ng Griffin's Cadence Design Systems Experience February 2004 - December 2007
Job Executive Assistant
Industry Oil & Energy
Experience
Northern Power Systems  July 2011 - Present
EnterpriseDB  October 2008 - August 2009
Cadence Design Systems   February 2004 - December 2007
CADENCE DESIGN SYSTEMS, INC  February 2004 - December 2007
NEON Communications  April 2000 - January 2003
NEON Communications  April 2000 - January 2003
The Hanover Insurance Group  March 1991 - April 2000

Skills
Expense Management, Salesforce.com, Project Management, Pagemaker, Marketing Communications, Start-ups, Account Management, Sales, Team Leadership, Contract Negotiation, Event Planning, Marketing, Management, Leadership, Databases, Business Development, Marketing Strategy, Project Planning, Microsoft Office, Event Management, Cross-functional Team..., Strategic Planning, Program Management, Recruiting, Human Resources, Sales Operations

Education
Becker College
Associate

Quinsigamond Community College   1991 — 1994
Business Administration

St Peter Marian CCHS   1983 — 1988

Roopa Srinivasan Roopa Srinivasan San Francisco Bay Area Details
Roopa Srinivasan's Cadence Design Systems Experience July 2001 - March 2012
Job Owner at HiTech Travel & Tours
Industry Leisure, Travel & Tourism
Experience
HiTech Travels   April 2012 - Present
Cadence Design Systems   July 2001 - March 2012
Electronic Data Systems (EDS)   May 1997 - June 2001
National Aerospace Laboratory  June 1994 - June 1996

Skills
Portals, CMS, Perl, Certified Scrum Master..., J2EE, JavaScript, JSP, ASP.NET, jQuery, XML, XSLT, HTML, CSS, SharePoint, SharePoint Designer, MySQL, SQL Server, C#, Integration, Java Enterprise Edition, Unix, Enterprise Software, Cloud Computing, Enterprise Architecture, Java, Web Applications, Databases, Microsoft SQL Server, Software Development, Software Project..., Tourism Management, Travel Management

Education
B. M. S. College of Engineering   1989 — 1993
B.E., Telecommunications

Sri Aurobindo Memorial School   1981 — 1986

Bennett Feld Bennett Feld Greater New York City Area Details
Bennett Feld's Cadence Design Systems Experience September 1988 - September 1992
Job Senior Sales Executive, Experienced in Sales, Account Management, and Market Research
Industry Telecommunications
Experience
Suntricity Power   March 2010 - March 2011
Premiere Global Services  January 2009 - December 2009
MCI / Verizon  November 2000 - September 2008
MCI WorldCom  January 1998 - November 2000
MCI Communications  March 1995 - January 1998
International Data Corp (IDC)   June 1994 - July 1994
Electronic Data Systems (EDS)   June 1994 - July 1994
Westel Radiotelefon   June 1993 - August 1993
Cadence Design Systems   September 1988 - September 1992
Hewlett-Packard  January 1985 - July 1986

Skills
Account Management, SaaS, Solution Selling, Cross-functional Team..., Building Relationships, Vendor Relationships, CRM, Webinars, Conferencing &..., Web Conferencing, Product specialization, Customer Service, B2B, Channel Sales, Product Training, Sales Support, Territory Management, Market Research, Selling, Competitive Analysis, Telecommunications, Strategy, Sales Process, Strategic Partnerships, Sales, Lead Generation, Direct Sales, Networking, Training, subject matter expertise, Leadership, Marketing

Education
New York University   2011 — 2011
Market Research Course, Market Research

Babson College - Franklin W. Olin Graduate School of Business   1992 — 1994
MBA, International Marketing

University of California, Berkeley   1980 — 1984
BA, Computer Science

San Leandro High School   1977 — 1980

Alper Halbutogullari, Hiring Data Scientists Alper Halbutogullari, Hiring Data Scientists San Francisco Bay Area Details
Alper Halbutogullari, Hiring Data Scientists's Cadence Design Systems Experience 2001 - 2002
Job Head of Local Intelligence Data Science at Groupon
Industry Computer Software
Experience
Groupon  July 2014 - Present
AIME/USAMO/IMO   2000 - Present
Rackspace, the Open Cloud Company  2013 - 2014
eBay  March 2010 - December 2013
startup companies  2007 - 2010
AMD (Advanced Micro Devices)   2003 - 2007
Cadence Design Systems   2001 - 2002
Electron Economy  2000 - 2001

Skills
Algorithms, Machine Learning, Hadoop, Software Development, Management, Software Engineering, Scalability, Big Data, Data Mining, Recommender Systems, Architecture, Entrepreneurship, Data Science, Research, Search Engine Technology, Coaching, Software Design, Programming, Optimization, Python, Java, C++, Perl, Analysis, Linux, Object Oriented Design, Information Retrieval, Distributed Systems, Git, Multithreading, Simulations, C, MapReduce, Agile Methodologies, Data Structures, JavaScript, Eclipse, Artificial Intelligence, High Performance..., SQL, Design Patterns, Mathematical Programming, Mathematical Analysis, Automation, IMO (International..., System Architecture, Statistics, R, EDA

Education
Carnegie Mellon University
M.S., Algorithms, Combinatorics and Optimization

Oregon State University
Ph.D., ECE

Bilkent University
B.S.

Izmir Fen Lisesi

Manas Lahon Manas Lahon San Jose, California Details
Manas Lahon's Cadence Design Systems Experience January 2015 - Present
Job Principal Design Engineer at Cadence Design Systems
Industry Semiconductors
Experience
Cadence Design Systems   January 2015 - Present
Cadence Design Systems   June 2014 - December 2014
Cadence Design Systems   July 2011 - June 2014
Cadence Design Systems   June 2010 - July 2011
Denali Design Systems   July 2008 - June 2010
Indrion Technologies (I) Pvt. Ltd.   January 2008 - June 2008

Skills
Verilog, RTL design, ASIC, AMBA AHB, Static Timing Analysis, Integrated Circuit..., Debugging, ModelSim, Processors, Logic Design, Cadence, NAND Flash, Lint, Spyglass, Clock Domain Crossing..., Flash Memory, Digital logic design, Digital Design, Synopsys Primetime, SystemVerilog, Conformal, System verilog/Verilog, verification methodology, AHB, Logical Equivalence..., Perl, AXI, Version Control, Formal Verification

Education
Birla Institute of Technology and Science   2004 — 2008
B.E(Hons), Electrical and Electronics, 8.24

Don Bosco High School

SBA

YoungHui Amend YoungHui Amend Endicott, New York Details
YoungHui Amend's Cadence Design Systems Experience September 2002 - November 2008
Job Lockheed Martin
Industry Computer Software
Experience
Lockheed Martin  2014 - Present
Universal Instruments Corporation  March 2012 - January 2014
DCR Workforce  May 2011 - March 2012
Diamond Visionics  January 2011 - June 2011
DCR Workforce  January 2010 - June 2010
BAE Systems  December 2008 - September 2009
Cadence Design Systems   September 2002 - November 2008
IBM  April 2000 - September 2002

Skills
Microsoft Visual Studio..., Visual C#, Microsoft C, Graphic User Interface, Access Database, ClearCase, ClearQuest, Microsoft Office, Matlab, Platform LSF, SQL, Object Oriented Design, Unified Modeling..., AdaMulti, Ada95, Dialogues, JOVIAL, Fortran

Education
Drexel University
BS, Electrical and Computer Engineering

State University of New York at Binghamton
MS, Computer Science

Barbod Varjavandi Barbod Varjavandi San Francisco Bay Area Details
Barbod Varjavandi's Cadence Design Systems Experience July 2002 - April 2008
Job Engineering Operations
Industry Computer Software
Experience
Nakisa  November 2008 - Present
Cadence Design Systems   July 2002 - April 2008
Simplex Solutions  September 2000 - July 2002
AUTOMATED DATA ACCESS – MONTREAL, CANADA   January 1990 - August 2000
CONCORDIA UNIVERSITY (Canada)   1994 - 2000

Skills
Enterprise Software, EDA, Software Engineering, Process Improvement, Integration, Management, Quality Assurance, Distributed Systems, Engineering Management, Enterprise Architecture, Software Design, Cloud Computing, Operations Management, Engineering Operations, Contract Negotiation, Strategic Planning, Business Process, Testing, Leadership, Databases

Education
Baruch College, City University of New York (CUNY)
Credentials Equivalency: Bachelor of Science, Computer Science

Concordia University
Certificate, Computer Applications Programming

Vijay Peruri Vijay Peruri San Francisco Bay Area Details
Vijay Peruri's Cadence Design Systems Experience March 2014 - November 2014
Job Senior Physical Design Engineer
Industry Semiconductors
Experience
Synapse Design Inc.   February 2015 - Present
Cadence Design Systems   March 2014 - November 2014
Cadence Design Systems   May 2013 - March 2014
Synapse Design Automation Inc.  June 2011 - May 2013
Atrenta Inc   January 2011 - June 2011
Magma Design Automation  September 2005 - May 2010
ProDesign Electronic GmbH   March 2005 - April 2005
Vikas Global Solutions   September 2001 - November 2002

Skills
EDA, SoC, ASIC, Verilog, TCL, Semiconductors, IC, Physical Design, VLSI, Static Timing Analysis, Circuit Design, Primetime, Logic Synthesis, Timing Closure, Leadership, Debugging, Integrated Circuit..., Low-power Design

Education
University of California, Santa Cruz   2010 — 2010
Advanced VLSI Engineering Certification, Electrical and Computer Engineering

Southern Illinois University, Carbondale   2003 — 2004
Masters, Electrical and Computer Engineering

Bangalore University   1997 — 2001
Bachelors of Engineering, Electronics and Communication

Murat Alaybeyi Murat Alaybeyi San Francisco Bay Area Details
Murat Alaybeyi's Cadence Design Systems Experience May 2012 - Present
Job Engineer
Industry Computer Hardware
Experience
Cadence Design Systems   May 2012 - Present
Magma Design Automation  April 2004 - April 2012
Mojave Inc   August 2002 - April 2004
Synopsys  April 2002 - July 2002
Avant! Corporation  November 1995 - March 2002
Integrated Silicon Systems   April 1994 - November 1995
Performance Signal Integrity   July 1992 - April 1994

Education
Carnegie Mellon University   1990 — 1994
Ph.D., Electrical and Computer Engineering

Bilkent University   1988 — 1990
M.S., Electrical and Electronics Engineering

Abhijeet Kolpekwar Abhijeet Kolpekwar Austin, Texas Area Details
Abhijeet Kolpekwar's Cadence Design Systems Experience January 2013 - Present
Job Engineering Director at Cadence Design Systems
Industry Computer Software
Experience
Cadence Design Systems   January 2013 - Present
Cadence Design Systems   January 2010 - December 2012
Cadence Design Systems   May 1998 - January 2010

Skills
EDA, Semiconductors, Electronics, Simulations, Algorithms, Perl, Software Engineering, C, Mixed Signal, Analog, SystemVerilog, Cross-functional Team..., Verilog, Debugging, ASIC, TCL

Education
Carnegie Mellon University   1996 — 1998
MS, Electrical & Computer Engineering

Birla Institute of Technology & Science   1990 — 1995
BS, Electrical & Electronics Engineering

Birla Institute of Techology & Science   1990 — 1995
MS, Physics

Somalwar High School

Jamie Carrillo Jamie Carrillo Greater Nashville Area Details
Jamie Carrillo's Cadence Design Systems Experience March 2015 - July 2015
Job Actively seeking a position in Nashville, TN
Industry Information Technology and Services
Experience
Cadence Design Systems   March 2015 - July 2015
Homesite Insurance  January 2014 - March 2015
Homesite Insurance  June 2012 - March 2015
BENTLEY UNIVERSITY  August 2010 - May 2012
BENTLEY UNIVERSITY LIBRARY  January 2009 - May 2012
Qvidian  September 2011 - December 2011
M/A-COM Technology Solutions  June 2011 - August 2011
CATERPILLAR FINANCIAL SERVICES CORPORATION  December 2009 - January 2010
YMCA  May 2009 - September 2009

Skills
PowerPoint, SAP, Public Speaking, Data Analysis, Social Media, Microsoft Excel, Microsoft Office, Access, SQL, Facebook, SPSS, Scrum, Leadership, Visio, Business Analysis, Program Management, Financial Analysis, Microsoft Word, Quality Center, Google Analytics, Software Quality..., Adaptability, Agile Methodologies, Agile Project Management, JIRA, Emotional Intelligence

Education
Bentley University   2008 — 2012
Bachelors, Economics Finance

Zurich International School   2004 — 2008
High School

Satish Shukla Satish Shukla Pittsburgh, Pennsylvania Details
Satish Shukla's Cadence Design Systems Experience September 2009 - Present
Job at Cadence Design Systems
Industry Computer Software
Experience
Cadence Design Systems   September 2009 - Present
Amdocs Development Center India, Pune   July 2006 - July 2009
Hindustan Aeronautics Limited  September 2005 - June 2006

Skills
Software Development, Automation, Design Patterns, Telecommunications, Shell Scripting, Perl, C++, Unix, Programming, Algorithms, Integration, Unix Shell Scripting, Weblogic, Architectures, WebLogic, Java, Architecture

Education
Birla Institute of Technology and Science, Pilani   2007 — 2009
M.S., Software Engineering

Uttar Pradesh Technical University   2001 — 2005
B.Tech, Information Technology

HAL School Korwa   1985 — 2000

Mathew Cusolito, MBA Mathew Cusolito, MBA Greater Boston Area Details
Mathew Cusolito, MBA's Cadence Design Systems Experience July 2013 - Present
Job Program Director at Cadence Design Systems
Industry Computer Software
Experience
Cadence Design Systems   July 2013 - Present
Cadence Design Systems   February 2004 - July 2013
Navy  June 2003 - January 2004
Lockheed Martin  April 2002 - May 2003
US Navy  April 2000 - April 2002
US Navy  September 1996 - March 2000
US Navy  May 1994 - September 1996

Skills
Program Management, Microsoft Office, MS Project, Visio, Earned Value Management, Windows, Minitab, Process Improvement, Operations Management, Analysis, Military, Change Management, Project Planning, Access, Continuous Improvement, Agile, Team Leadership, Problem Solving, Planning, Integration, Business Analysis, Engineering

Education
Massachusetts Institute of Technology - Sloan School of Management   2012 — 2014
Executive Certificate in Leadership and Management

Babson College - Franklin W. Olin Graduate School of Business   2000 — 2004
MBA, Managing Technology Intensive Enterprises

Naval Nuclear Power School   1996 — 1997
Nuclear Engineering, Naval Nuclear Engineering

Boston University   1990 — 1994
BS, AeroSpace Engineering

David W Kim David W Kim Redwood City, California Details
David W Kim's Cadence Design Systems Experience 1998 - 1999
Job Sr. Director, Global Diversity Inclusion & CSR at Electronic Arts (EA)
Industry Computer Games
Experience
Electronic Arts (EA)   May 2015 - Present
Dell  December 2010 - February 2014
Dell  February 2009 - March 2011
Dell  January 2008 - February 2009
Dell  2005 - 2007
Dell  2002 - 2005
3Com  1999 - 2002
Cadence Design Systems   1998 - 1999
Price Waterhouse  1996 - 1997
UPS  1996 - 1996

Skills
Diversity, Human Resources, Temporary Placement, Leadership Development, Partnerships, HRIS, Technology Needs..., Personnel Management, Leadership, Program Management, Diversity & Inclusion, Talent Management, Organizational..., Executive Positions, Business, College Recruiting, Nonprofits, Talent Acquisition, Organizational..., Succession Planning, Recruiting, Applicant Tracking..., Technical Recruiting, Executive Coaching, Organizational Design, Career Development, Onboarding

Education
San Francisco State University   1995 — 1997
MS

Biola University   1990 — 1995
BA

Sunil Pamidi Sunil Pamidi San Francisco Bay Area Details
Sunil Pamidi's Cadence Design Systems Experience September 2000 - Present
Job Sales AE Director at Cadence Design Systems
Industry Semiconductors
Experience
Cadence Design Systems   September 2000 - Present
Silicon Perspective Corp   November 1999 - September 2000
Cynapps   April 1999 - November 1999
Quickturn Design systems  June 1994 - April 1999
Amdahl Corporation  August 1990 - May 1994

Skills
Sales, EDA, ASIC, SoC, IC

Education
University of Virginia   1988 — 1990
Masters, Electronics

Bangalore University   1983 — 1987
BSEE, electrical engineering

Serge Chernetsov Serge Chernetsov Ottawa, Canada Area Details
Serge Chernetsov's Cadence Design Systems Experience July 2014 - Present
Job Software engineer at Cadence Design Systems
Industry Computer Software
Experience
Cadence Design Systems   July 2014 - Present
Cadence Design Systems   July 2011 - July 2014
Cadence Design Systems   September 2010 - July 2011
Cadence Design Systems   July 2008 - September 2010
Cadence Design Systems   September 2006 - July 2008

Skills
Algorithms, Software Development, Object Oriented Design, C++, Debugging, Software Engineering, EDA, Linux, ClearCase, Data Structures, Unix, Visual Studio, C#, Perl, XML, STL, Shell Scripting, Design Patterns, TCL, Subversion, Multithreading, JavaScript, Matlab, Test Automation, OOP, CVS, Databases, Software Design, Python, Distributed Systems, C, Qt, CAD, C/C++ STL, Software Architectural..., XSD, XSL, Matlab (object-oriented), GNU Make

Education
Московский Государственный Технический Университет им. Н.Э. Баумана (МГТУ)   2008 — 2011
Master of Science (MS), Computer science (CAD)

Bauman Moscow State Technical University   2002 — 2008
MS (master of science), Computer science

Dennis Meehl Dennis Meehl Melbourne, Florida Area Details
Dennis Meehl's Cadence Design Systems Experience October 2002 - November 2008
Job Project Engineer / Program Manager / Project Planner
Industry Defense & Space
Experience
Cadence Design Systems   October 2002 - November 2008
IBM  February 2000 - September 2002
Raytheon  January 1998 - January 2000
Hughes Training  July 1995 - December 1997
CAE Link  1988 - June 1995
Singer Link  1977 - 1988
Rockwell International  1971 - 1977

Education
Binghamton University   1978 — 1985
Graduate computer science courses

University of Southern California   1972 — 1974
Graduate computer science courses

Case Western Reserve University   1967 — 1971
BS, Engineering

Sutirtha Kabir Sutirtha Kabir Phoenix, Arizona Area Details
Sutirtha Kabir's Cadence Design Systems Experience December 2003 - Present
Job Product Engineering Director at Cadence Design Systems
Industry Electrical/Electronic Manufacturing
Experience
Cadence Design Systems   December 2003 - Present
Cadence Design Systems   2003 - 2008
Motorola SPS  September 2000 - November 2003
Bangladesh University of Engineering and Technology  January 1997 - July 1998

Skills
EDA, IC, Mixed Signal, Automation, Integration, Semiconductors, RF, Simulations, Cadence, Debugging, ASIC, Analog Circuit Design, SoC, Testing, Analog, Verilog

Education
University of Arizona   1998 — 2000
MS, Electrical Engineering

Bangladesh University of Engineering and Technology   1989 — 1995
BSc, EEE

Government Laboratory High School   1976 — 1986
High School

Utpal Mahanta Utpal Mahanta United States Details
Utpal Mahanta's Cadence Design Systems Experience June 2015 - Present
Job
Industry Semiconductors
Experience
Cadence Design Systems   June 2015 - Present
Purdue University  January 2014 - May 2015
LSI Corporation  April 2009 - July 2013
Motorola Mobile Devices  July 2008 - February 2009
Future Techno Designs Pvt. Ltd   July 2007 - December 2007
National Institute of Oceanography  May 2006 - July 2006

Skills
Verilog, C, VLSI, Software Development, Debugging, Computer Architecture, System Verilog, SoC Design, STA, Physical Design, ASIC, FPGA, SoC, RTL Design, Algorithms

Education
Purdue University   2013 — 2015
Master's degree, Electrical and Computer Engineering

Birla Institute of Technology and Science   2004 — 2008
BE(Hons), Electronics & Instrumentation

Sunil Sabat, MS(Comp Eng.), MS(Comp Sc.), MBA Sunil Sabat, MS(Comp Eng.), MS(Comp Sc.), MBA San Francisco Bay Area Details
Sunil Sabat, MS(Comp Eng.), MS(Comp Sc.), MBA's Cadence Design Systems Experience October 1994 - November 1996
Job
Industry Information Services
Experience
Informatica  October 2013 - Present
Binayak Knowledge Group (BKG)   May 2013 - Present
Tech Vedika   April 2013 - October 2013
IBM  August 2008 - February 2013
IBM  December 2000 - July 2008
Aspect Development/I2   1996 - 1999
Cadence Design Systems   October 1994 - November 1996
Intel Corp.  May 1990 - October 1994

Education
Stanford University   2007 — 2008
Certificate

Santa Clara University   1994 — 1999
MBA

University of Louisiana at Lafayette   1989 — 1990
M.S

University of Louisiana at Lafayette   1987 — 1989
M.S

National Institute of Technology Warangal   1982 — 1986
B.Tech

Berhampur University   1980 — 1982
I Sc

Geetika Agarwal Geetika Agarwal San Jose, California Details
Geetika Agarwal's Cadence Design Systems Experience July 2015 - Present
Job Principal Design Engineer at Cadence Design Systems
Industry Semiconductors
Experience
Cadence Design Systems   July 2015 - Present
Cadence Design Systems   June 2013 - Present
L&T Infotech  February 2013 - June 2013
Infotech Enterprises Limited  November 2011 - January 2013
ST Microelectronics  April 2010 - November 2011
ST Microelectronics  January 2007 - March 2010
ST Microelectronics  January 2005 - December 2006
ST Microelectronics  June 2002 - December 2004
ST Microelectronics  January 2002 - June 2002

Skills
SystemVerilog, VHDL, Unix, Verilog, NCSim, Specman, SoC, C, VLSI, ASIC, Perl, TCL, Functional Verification, Simulation, AHB, Simulations

Education
Birla Institute of Technology and Science, Pilani   1998 — 2002
BE, Electronics

St Patrick's Junior College, Agra   1984 — 1998
ISC, Science

Scott Ciener Scott Ciener Santa Fe, New Mexico Area Details
Scott Ciener's Cadence Design Systems Experience 2000 - 2003
Job Owner, Luna Laundry
Industry Outsourcing/Offshoring
Experience
Luna Laundry   May 2003 - Present
Cadence Design Systems   2000 - 2003
Quickturn Design Systems  1996 - 1999
LSI  1992 - 1994

Skills
Marketing, Management, Strategic Partnerships, Hotels, Product Management, Facilities Management, Start-ups, Strategic Planning, Business Development, Business Strategy, SaaS, Product Marketing, Lead Generation, Competitive Analysis

Education
Georgetown University - The McDonough School of Business   1990 — 1992
MBA, International Business

Cornell University   1983 — 1987
AB, Asian Studies

Beijing Normal University   1985 — 1986
Mandarin

Harvard-Westlake   1977 — 1983

Surendra G Lokeshwarappa Surendra G Lokeshwarappa San Francisco Bay Area Details
Surendra G Lokeshwarappa's Cadence Design Systems Experience February 2013 - Present
Job IT Sr Web Technologist at Cadence Design Systems
Industry Information Technology and Services
Experience
Cadence Design Systems   February 2013 - Present
MindTree  July 2009 - January 2013
Aztecsoft  October 2005 - June 2009
Aztecsoft  April 2004 - September 2005
Aztecsoft  April 2001 - March 2004
Aztecsoft  August 2000 - March 2001

Skills
ATG Dynamo, Weblogic

Education
Bangalore University   1994 — 1998
Bachelor of Engineering, Electronics & Communication

Yoav Arnon Yoav Arnon San Francisco Bay Area Details
Yoav Arnon's Cadence Design Systems Experience June 2015 - Present
Job Verification Expert
Industry Semiconductors
Experience
Cadence Design Systems   June 2015 - Present

Skills
Specman, SystemVerilog, VMM, Functional Verification, Formal Verification, Spyglass, AHB, PCIe, RVM, RTL coding, EDA, SoC, IP design, Emulation, End User Support, CDC, Jasper, Field Marketing, Pre-sales, Post-sales Support, ESL, cdc

Education
Ben-Gurion University of the Negev   1998 — 2002
BsC

Sarah Solomon, MBA Sarah Solomon, MBA Greater Boston Area Details
Sarah Solomon, MBA's Cadence Design Systems Experience June 2004 - February 2005
Job Graphic and Web Designer
Industry Marketing and Advertising
Experience
Classy Media   March 2008 - Present
School Family Media, Inc.   December 2011 - February 2013
Intirion Corporation   April 2010 - November 2011
ICLUBcentral Inc.  March 2008 - August 2009
Climate Energy   August 2007 - February 2008
Finale Dessert Company  2007 - 2008
GID  January 2006 - August 2007
Mercer  February 2005 - January 2006
Cadence Design Systems   June 2004 - February 2005
The MathWorks  May 2003 - June 2004

Skills
Adobe InDesign, Adobe Illustrator, Adobe Photoshop, InDesign, Adobe Muse, Marketing Management, Product Marketing, Graphic Design, Business Process..., Small Business, Illustrator, Photoshop, Web Design, HTML 5, CSS, Google Analytics, Creative Direction, Advertising, Marketing, Newsletters, Direct Mail, Online Advertising

Education
Bentley College - Elkin B. McCallum Graduate School of Business   2004 — 2011
MBA, Marketing

Bryant College   1999 — 2003
BS, Marketing and Management

Franklin High School

Dean Warshawsky Dean Warshawsky San Francisco Bay Area Details
Dean Warshawsky's Cadence Design Systems Experience 1999 - 2000
Job Transforming the way companies hire, market & sell
Industry Computer Software
Experience
LinkedIn  July 2015 - Present
salesforce.com  September 2010 - July 2015
NetSuite  January 2010 - September 2010
SAP  February 2008 - January 2010
Town of Los Altos Hills  2002 - 2010
SugarCRM  April 2006 - February 2008
Teltek Systems, Inc.   July 2003 - May 2006
Oracle Corporation  January 2001 - July 2003
Cadence Design Systems   1999 - 2000
Quantuam   1997 - 1999

Skills
CRM, Cloud Computing, SaaS, Demand Generation, Sales Operations, Salesforce.com, Selling, Business Intelligence, Strategic Partnerships, ERP, Go-to-market Strategy, Enterprise Software, Sales, Value Based Selling, Strategic Planning, VOD, SAP, Strategy, Vendor Management, Training, Cold Calling, Marketing, Sales Process, Mobile Computing, Business Development, Management, B2B, Software Industry, Account Management, Professional Services, Start-ups, Lead Generation, Business Analysis, Channel Partners, PaaS, Complex Sales, Business Alliances, Solution Selling

Education
Case Western Reserve University - Weatherhead School of Management   1996 — 1997
MBA

BI Norwegian Business School   1996 — 1996
Master of Business Administration (M.B.A.)

Purdue University   1987 — 1991
BS

Perrysburg High

Mayank Kumar Singh Mayank Kumar Singh Santa Barbara, California Area Details
Mayank Kumar Singh's Cadence Design Systems Experience May 2013 - July 2015
Job Graduate Student in Electrical Engineering, University of California Santa Barbara
Industry Semiconductors
Experience
Cadence Design Systems   May 2013 - July 2015
Cosmic Circuits (Acquired by Cadence Design Systems)   July 2012 - May 2013
STMicroelectronics  January 2012 - June 2012
STMicroelectronics  June 2011 - December 2011
ST Microelectronics  April 2010 - May 2011
Redpine Signals  July 2009 - April 2010
STMicroelectronics  January 2009 - June 2009

Skills
Phase Locked Loops, Clock & Data Recovery, High Speed Analog, Analog Filter Design, High Speed Rx & Tx..., Equalization, Jitter Budgeting in..., System Level Analysis..., Fractional & Spread..., active inductor design, Low Noise Oscillators, MATLAB modelling of..., BandGap References, Generic Analog Circuit..., Oscillators, Analog, Filters, Analog Circuit Design, Matlab, Mixed Signal, VCO, Analog Design, Circuit Design, LC, PLL, SERDES, Spectre, Bandgap References, Microelectronics

Education
University of California, Santa Barbara   2015 — 2017
Master’s Degree, Electrical Engineering

Birla Institute of Technology and Science, Pilani   2005 — 2009
B.E.(Hons.), Electronics & Instrumentation, 8.83/10

City Montessori School, Lucknow   2001 — 2005
Std. XII, PCM, 96.75/100

Praveen Kallem Praveen Kallem Raleigh-Durham, North Carolina Area Details
Praveen Kallem's Cadence Design Systems Experience March 2014 - Present
Job Design Engineering at Cadence Design Systems
Industry Semiconductors
Experience
Cadence Design Systems   March 2014 - Present
Infotech Enterprises  2010 - 2014
AMD  December 2005 - 2010
Cadence Design Systems   August 2000 - December 2005
CMC Ltd  1995 - 2000

Skills
Timing Closure, Static Timing Analysis, Physical Design, ASIC, Primetime, EDA, SoC, VLSI, Functional Verification

Education
Birla Institute of Technology and Science   1998 — 1999
M.S

IETE   1992 — 1995
BE, Electronics

Jeff Byington Jeff Byington Austin, Texas Area Details
Jeff Byington's Cadence Design Systems Experience August 2000 - June 2002
Job Entrepreneur
Industry Management Consulting
Experience
Ideallion, Inc.   January 2010 - Present
Xylem Inc.  August 2012 - December 2012
DCCADD   December 2011 - July 2012
Texas Department of Insurance  February 2008 - November 2009
Hart InterCivic  December 2005 - December 2006
Byington Group, Inc   June 2002 - December 2005
Cadence Design Systems   August 2000 - June 2002
Byington Consulting   October 1993 - August 2000

Skills
2D & 3D CAD Design, Prototyping, Trade Shows, Technical Presentations, Executive Management, Online Publishing, Blog Development, Web Development, Photography, Basketball, Creative Problem Solving, Creative Strategy, Creative Concept..., Technical Writing, Technical Training, Invention, Operations Management, Operational Excellence, Thought Leadership, Mentoring, Technical Management, Strategic Thinking, Idea Generation, New Product Ideation, Product Launch, Program Development, Management Consulting, Process Consulting, Professional Services, Identity Development, Mission Development, Requirements Analysis, Training Delivery, Creative Vision, Visioneering, Listening Skills, Educational Design, Systems Analysis, Artist Representation, Published Author, Educational Consulting, Consumer Electronics, Software Training, Integrated Systems, 3D Printing, Manufacturing, Start-ups, Negotiation, Integrity, 3D Prototyping

Education
Texas Wesleyan University   1983 — 1985
BBA, Information Resources Management

ITT Technical Institute-Austin   2008 — 2009
Associate of Arts and Sciences (AAS), CAD/CADD Drafting and/or Design Technology/Technician, 3.94

Baylor University - Hankamer School of Business   2003 — 2003
Entrepreneurial Studies, Business Plan and FastTrac

Baylor University   1980 — 1982
Transfer to Texas Wesleyan College, Information Systems, Accounting

Robert E. Lee High School - 1980 Grad.   1976 — 1980
High School Diploma, Top 1/4

Raymond (Yuzhe) Chen Raymond (Yuzhe) Chen San Francisco Bay Area Details
Raymond (Yuzhe) Chen's Cadence Design Systems Experience July 2012 - September 2014
Job Entrepreneur and Investor
Industry Computer Software
Experience
Cadence Design Systems   July 2012 - September 2014
Sigrity  January 1995 - July 2012

Skills
EDA, Product Management, Semiconductors, Signal Integrity, Software Engineering

Education
State University of New York at Binghamton   1991 — 1995
BSEE, MSEE

Shanghai Jiao Tong University   1989 — 1990

上海市复兴中学

Alex(Xiang) Chen Alex(Xiang) Chen San Francisco Bay Area Details
Alex(Xiang) Chen's Cadence Design Systems Experience July 2012 - August 2013
Job Software Engineer at Linkedin
Industry Computer Software
Experience
LinkedIn  March 2015 - Present
Microsoft  August 2013 - March 2015
Cadence Design Systems   July 2012 - August 2013
Gemalto  May 2011 - July 2011
Analysys International   April 2010 - June 2010
DHgate.com  September 2009 - November 2009
China Telecommunication Technology Labs   July 2008 - September 2008

Skills
C++, C#, Java, XML, Linux, JavaScript, CSS, VB.NET, HTML, UNIX, C# .NET, UML, ASP.NET, Unix Shell Scripting, Software Development, Object Oriented Design, Algorithms, Visual Basic .NET, Software Engineering, JSON, Web Development, JSP, jQuery

Education
Syracuse University   2010 — 2012
MS, Computer Engineering, 3.8

Beijing University of Post and Telecommunications   2008 — 2010
Bachelor's degree, International Finance and Trade, 3.0

Beijing University of Post and Telecommunications   2006 — 2010
BS, Communication Engineering

Ranjan Pal Ranjan Pal Greater Los Angeles Area Details
Ranjan Pal's Cadence Design Systems Experience May 2002 - April 2004
Job Research Scientist at USC, Applied {CS Theorist, Economist, Game Theorist, Mathematician}, and Engineer
Industry Research
Experience
University of Southern California  August 2008 - May 2014
Ciena  June 2013 - September 2013
Deutsche Telekom Innovation Laboratory (T-Mobile Research)   April 2011 - March 2012
Princeton University  June 2010 - June 2011
Aalborg University  2008 - 2008
Cadence Design Systems   May 2002 - April 2004

Skills
Game Theory,..., Communication Networks,..., Statistical Machine..., Cloud Computing and SDNs, Network Security, Data Structures and..., Probability, Unix-based platforms, Python, C, Machine Learning, Distributed Systems, Reliability Theory, Algorithms, Computer Science, LaTeX, Computer Vision, Eclipse, SQL, Testing, Web Development, Artificial Intelligence, Perl, JavaScript, Image Processing, Programming, HTML 5

Education
University of Southern California   2008 — 2014
Doctor of Philosophy (Ph.D.), Computer Science

Birla Institute of Technology and Science
B.E, Computer Science

Massachusetts Institute of Technology
Master of Science (M.S.), Computer Science

National University of Singapore
Master of Science (M.S.), Computer Science

University of California, Davis
Master of Science (M.S.), Computer Science

Robert Stear Robert Stear San Francisco Bay Area Details
Robert Stear's Cadence Design Systems Experience 2007 - 2009
Job Senior Director, Foundry Solutions Architecture at Intel Corporation
Industry Consumer Electronics
Experience
Intel Corporation  January 2013 - Present
Intel Corporation  April 2011 - December 2012
GLOBALFOUNDRIES  2009 - 2011
Cadence Design Systems   2007 - 2009
Cadence Design Systems, Inc.   2005 - 2007
Choice for Children Education Foundation   2005 - 2006
Intel Corporation  2003 - 2005
Intel Corporation  2002 - 2003
Intel Corporation  2000 - 2002
Intel Corporation  1999 - 2000

Skills
Operations Management, Agile Methodologies, SaaS, Cloud Computing, Leadership, Product Development, EDA, Semiconductors, Cross-functional Team..., Start-ups, Project Planning, SoC, Embedded Systems, IC, Program Management, Enterprise Software, Software Development, Physical Design, Debugging, Strategy, ASIC, Microprocessors, Software Engineering, Processors, Silicon, Mixed Signal, Analog Circuit Design, Analog, Semiconductor Industry, Intel, CMOS, VLSI, FPGA, Low-power Design, Computer Architecture, Integrated Circuit..., Cadence, RTL design, Verilog, Functional Verification, Timing Closure, Static Timing Analysis

Education
Babson College - Franklin W. Olin Graduate School of Business   2003 — 2005
MBA, Entrepreneurial Business

University of the Pacific   1982 — 1987
BSEE, Electrical Engineering, Computer Science, Microprocessor Design

Valentin Ossman Valentin Ossman San Francisco Bay Area Details
Valentin Ossman's Cadence Design Systems Experience 2013 - 2014
Job Consulting startups on positioning and growth
Industry Semiconductors
Experience
VIO Consulting   2014 - Present
Parallel Machines   2014 - 2015
Cadence Design Systems   2013 - 2014
PMC-Sierra  2012 - 2013
PMC-Sierra (Passave)   2004 - 2012
Tehuti Networks   2002 - 2004
Broadcom (Siliquent)   2001 - 2002
Cisco  2001 - 2001
Marvell (Galileo)   1997 - 2000

Skills
Marketing, ASIC, Ethernet, VLSI, SoC, FPGA, System Architecture, Start-ups, IC, ARM, Embedded Systems, TCP/IP, Static Timing Analysis, EPON, GPON, Logic Design, FTTx, Low-power Design, RTL Design, Embedded Software, Network Processors, Silicon Photonics, Patents, DOCSIS, Debugging, Semiconductors, MSO, 802.3, Early-stage Startups, Telco, Hardware, Cloud Computing, Processors, Verilog, ITU-T, IEEE

Education
Universitat Ben Gurion Ba-Negev
B.Sc., Electrical Engineering

Katherine Gambino Katherine Gambino Greater New York City Area Details
Katherine Gambino's Cadence Design Systems Experience 2012 - 2015
Job Senior Sales Executive, Semiconductor IP, EDA Software, Consulting Services
Industry Semiconductors
Experience
Cadence Design Systems   2012 - 2015
Cadence Design System  2000 - January 2012
Cadence  1996 - 2000
Valid Logic Systems and Cadence Design Systems   1991 - 1996
Valid Logic Systems (merged with Cadence Design Systems)   1986 - 1991
Telesis, merged with Valid Logic Systems   1984 - 1986

Skills
ASIC, EDA, Marketing, SoC, IC, Public Relations, Semiconductors, Physical Verification, Marketing Communications, CMOS, Analog Circuit Design, FPGA, Product Marketing, DRC, LVS, Integrated Circuit..., Analog, Mixed Signal, TCL, Technical Marketing, Management, Cross-functional Team..., Sales Presentations, Marketing Strategy, Strategic Sales, Intellectual Property, Sales Process, Strategic Sales Plans, Sales Management, Sales Strategy, Salesforce.com

Education
Barnard College
Political Science and Government

Barnard College, Columbia University
Political Science

Atul Dubey Atul Dubey Santa Rosa, California Details
Atul Dubey's Cadence Design Systems Experience July 2009 - March 2012
Job R&D Engineer Expert at Keysight Technologies
Industry Computer Software
Experience
Keysight Technologies  November 2014 - Present
Agilent Technologies  April 2012 - October 2014
Cadence Design Systems   July 2009 - March 2012
Cadence Design Systems   April 2006 - June 2009
Cadence Design Systems   October 2004 - March 2006
Centre for Development of Telematics (C-DOT)   April 2002 - September 2004
Centre for Development of Telematics (C-DOT)   December 1999 - March 2002

Skills
C, C++, Design Patterns, Unix, EDA, Semiconductors, Agile, Waterfall, Product Management, Cross-functional Team..., Process Development, Scrum, Physical Design, Algorithms, Data Structures, Routing, STL, Qt, Agile Methodologies, Embedded Systems

Education
Birla Institute of Technology and Science   1997 — 1999
Master of Technology, Electronics and Controls

Madhav Institute of Technology and Science   1992 — 1996
Bachelor of Engineering, Electronics and Communications

John Wan John Wan Portland, Oregon Area Details
John Wan's Cadence Design Systems Experience 2000 - 2003
Job Certified Mandarin Court Interpreter; Independent Information Technology and Services Professional
Industry Translation and Localization
Experience
Self-Employed  2007 - Present
Welocalize  2007 - Present
Cadence Design Systems   2000 - 2003
DMA  1997 - 2000

Skills
Microsoft Office, Localization, SQL, Linguistics, Localization Testing, Translation, Internationalization, Globalization, Foreign Languages, Interpreting

Education
Bellevue College Continuing Education   2009 — 2011
Language Interpretation and Translation

Oregon State University   1994 — 1997
Master of Science (M.S.), Statistics

Tunghai University   1986 — 1990
Bachelor of Science (B.S.), Industrial Engineering

Sailen Saha Sailen Saha Cupertino, California Details
Sailen Saha's Cadence Design Systems Experience February 2008 - August 2008
Job Director @ Oracle
Industry Information Technology and Services
Experience
Oracle  November 2013 - Present
Oracle  February 2009 - October 2013
Vendavo  August 2008 - November 2008
Cadence Design Systems   February 2008 - August 2008
Wachovia Bank  February 2007 - February 2008
World Savings Bank (acquired by Wachovia Bank)   May 2002 - February 2007
Firewhite Corp.   September 2001 - April 2002
Kana Communications  October 1998 - August 2001
Quintus Corp  1995 - 1998
Inventa Corp   1989 - 1995

Skills
Java/J2EE, Continuous Integration, Build Automation, J2EE Application..., CMS, SOA, Integration, Software Development, Management, Enterprise Software, Team Management, E-commerce, Cloud Computing, Mobile Applications, CRM, Enterprise Architecture, Agile Methodologies, Project Management, Java Enterprise Edition, Business Intelligence, Mobile Devices, Start-ups, Architecture, Web Development, Solution Architecture, Software Project..., SaaS, SDLC, Web Services, Requirements Analysis, Software Design, Agile Project Management, Scrum, Distributed Systems, Oracle, Unix, Web Applications, Application Architecture, REST, Middleware, System Architecture, Architectures

Education
Indian Institute of Science   1986 — 1988
ME, Computer Science

Bengal Engineering and Science University, Shibpur   1982 — 1985
BE, EE

Basirhat High School   1980 — 1982
HS, Science

Jagannathan Vasudevan Jagannathan Vasudevan Santa Clara, California Details
Jagannathan Vasudevan's Cadence Design Systems Experience June 2010 - February 2013
Job Member of Technical Staff Design Enablement at GLOBALFOUNDRIES
Industry Electrical/Electronic Manufacturing
Experience
GLOBALFOUNDRIES  April 2015 - Present
GLOBALFOUNDRIES  April 2013 - April 2015
Cadence Design Systems   June 2010 - February 2013
Cadence Design Systems   February 2009 - May 2010

Skills
Embedded Systems, VLSI, ASIC, Verilog, TCL, SoC, EDA, Physical Design, IC, Shell Scripting, Simulations, Perl

Education
Guru Gobind Singh Indraprastha University   2007 — 2009
M.Tech, VLSI Design

Bharathiar University   2005 — 2009
M.Sc., Applied Electronics

Delhi University   2002 — 2005
B.Sc. (H), Electronics

Nidhi Gandhi Nidhi Gandhi Ann Arbor, Michigan Details
Nidhi Gandhi's Cadence Design Systems Experience January 2014 - June 2014
Job Graduate Student Instructor at University of Michigan
Industry Semiconductors
Experience
University of Michigan  September 2015 - Present
Skyworks Solutions, Inc.   May 2015 - August 2015
Cadence Design Systems   January 2014 - June 2014
Visamo Kids Foundation   December 2013 - January 2014
CMC Ltd  May 2012 - July 2012

Skills
Ansys HFSS, Agilent ADS, Allegro Package Design..., Cadence Virtuoso, Impedance Matching, RF Circuits, Analog Circuit Design, EM Simulation, Allegro Sigrity tools, Digital Circuit Design, C++, Verilog, Python

Education
University of Michigan   2014 — 2016
Master's Degree, Electrical Engineering - IC & VLSI, 3.92/4

Birla Institute of Technology and Science   2010 — 2014
B.E. (Hons.), Electrical and Electronics Engineering, 8.88/10

Prakash Higher Secondary School, Ahmedabad   2003 — 2010

Xuchu (Eva) Hu Xuchu (Eva) Hu San Francisco Bay Area Details
Xuchu (Eva) Hu's Cadence Design Systems Experience October 2011 - Present
Job R&D at Cadence Design Systems
Industry Computer Software
Experience
Cadence Design Systems   October 2011 - Present
University of California Santa Cruz  September 2008 - March 2012
Cadence Design Systems   July 2011 - September 2011
Zhongchao Credit Card Plant of CBPM, Beijing, China   April 2005 - July 2007
Epson(China) Co. Ltd   September 2004 - March 2005

Education
University of California, Santa Cruz   2008 — 2012
Ph.D, VLSI, Design automation

University of Cincinnati   2007 — 2008
M.S, Computer Engineering

Beijing University of Posts and Telecommunications   2002 — 2005
M.S, Computer Engineering

University of Petroleum (East China)   1998 — 2002
Bachelor, Electrical Engineering

Hagit Merhavi Hagit Merhavi New York, New York Details
Hagit Merhavi's Cadence Design Systems Experience May 2010 - July 2011
Job
Industry Computer Software
Experience
Vidyo  July 2013 - Present
PlaceIQ  January 2013 - May 2013
Moelis & Company  June 2012 - August 2012
Cadence Design Systems   May 2010 - July 2011
Celeno   July 2008 - April 2010
AudioCodes (Engineering Final Project)   July 2007 - June 2008
Intel  October 2005 - July 2007
Israel Defense Forces  February 2000 - August 2002

Skills
Product Management, Verilog, Specman, Perl, Processors, C++, Algorithms, Embedded Systems, Hardware Architecture, Business Strategy, Business Development, Financial Analysis, Financial Modeling, Strategy, Mobile Devices, Management, IC, Competitive Analysis, Software Development, Start-ups, Cross-functional Team...

Education
New York University - Leonard N. Stern School of Business   2011 — 2013
MBA

Ben Gurion University   2004 — 2008
BSc

Saurabh Prabhakar Saurabh Prabhakar Washington D.C. Metro Area Details
Saurabh Prabhakar's Cadence Design Systems Experience July 2001 - June 2005
Job
Industry Law Practice
Experience
Covington & Burling  September 2014 - Present
The George Washington University Law School  August 2011 - May 2014
U.S. Court of Appeals for the Federal Circuit   August 2013 - December 2013
Covington & Burling  May 2013 - August 2013
Banner & Witcoff, Ltd.   May 2012 - August 2012
Calypto Design Systems  June 2005 - July 2011
Cadence Design Systems   July 2001 - June 2005
Cadence  July 2001 - June 2005

Education
The George Washington University Law School   2011 — 2014
Juris Doctor

Birla Institute of Technology   1997 — 2001
BE

Kendriya Vidyalaya

Divya Bhadoria Divya Bhadoria San Francisco Bay Area Details
Divya Bhadoria's Cadence Design Systems Experience October 2006 - September 2008
Job Software R&D Engineer
Industry Computer Software
Experience
Complete Genomics Inc.  April 2013 - Present
Sonics, Inc.   April 2010 - February 2013
Cadence Design Systems   October 2006 - September 2008
Tabula,Inc.   January 2006 - October 2006
Tabula, Inc.   September 2004 - January 2006
University of South Florida  August 2002 - May 2004

Skills
TCL, Software Development, Perl, OOAD, Programming, Algorithms, Data Structures, C, C++, Linux, Unix, Java, Debugging, Verilog, Shell Scripting, Multithreading, Qt, EDA, OOP, Software Engineering, Eclipse, XML, Testing, Python, Machine Learning

Education
University of South Florida, Tampa, FL   2002 — 2004
MS, Computer Science

Barkatullah Vishwavidyalaya   1998 — 2002
BE (Hons.), Computer Science & Engineering

Arif Khan Arif Khan San Francisco Bay Area Details
Arif Khan's Cadence Design Systems Experience November 2012 - Present
Job Product Marketing Director at Cadence Design Systems
Industry Computer Hardware
Experience
Cadence Design Systems   November 2012 - Present
Broadcom  August 2011 - February 2012
Broadcom  January 2009 - August 2011
Broadcom Corporation  June 2006 - January 2009
Raza Microelectronics  January 2003 - June 2006
Bytemobile  July 2002 - January 2003
Nexsi Corporation   April 2001 - April 2002
Intel Corporation  May 1995 - April 2001

Skills
Financial Modeling, Project Management, Product Marketing, Product Design, Marketing Strategy, Business Strategy, Cross-functional Team..., Global Management, Semiconductors, Bluetooth, Business Development, Product Management, Go-to-market Strategy, Management, SoC, Leadership, Strategic Partnerships, ASIC, Mobile Devices, Start-ups, IC, Product Lifecycle..., Wireless

Education
University of Pennsylvania - The Wharton School   2010 — 2012
Master of Business Administration (MBA)

Binghamton University   1993 — 1995
Master of Science (M.S.)

University of Mumbai   1989 — 1993
Bachelor of Engineering (B.E.)

Joseph Poplawski SPHR Joseph Poplawski SPHR Baltimore, Maryland Area Details
Joseph Poplawski SPHR's Cadence Design Systems Experience November 1999 - July 2003
Job Hiring Director at Next Century Corporation
Industry Defense & Space
Experience
Next Century Corporation  April 2010 - Present
Harris Corporation  October 2009 - April 2010
Perot Systems  September 2008 - October 2009
Omen Inc.   November 2004 - September 2008
Northrop Grumman  September 2003 - November 2004
Cadence Design Systems   November 1999 - July 2003
TRW  January 1999 - November 1999
Lockheed Martin  September 1989 - January 1999
University of Maryland University College  September 1980 - September 1989

Skills
Semiconductors, Aviation, Technical Recruiting, Applicant Tracking..., Talent Acquisition, Aeronautics, Internet Recruiting, Recruiting, Defence Sector, Benefits Negotiation, Screening, Sourcing

Education
University of Maryland College Park   1980 — 1988
PhD level classwork, Communications

Ball State University   1979 — 1980
MA, Speech

Shippensburg University of Pennsylvania   1975 — 1979
BA, History Speech

Dharmesh Italiya Dharmesh Italiya San Jose, California Details
Dharmesh Italiya's Cadence Design Systems Experience May 2014 - Present
Job
Industry Semiconductors
Experience
Cadence Design Systems   May 2014 - Present
Qualcomm India Pvt Ltd.  March 2013 - April 2014
Qualcomm India Pvt Ltd.  February 2012 - February 2013
Cadence Design Systems Ltd.   March 2001 - February 2012
E-infochips Pvt Ltd   September 2000 - March 2001

Skills
SystemVerilog, Functional Verification, USB, Specman, Open Verification..., EDA, ASIC, Verilog, SoC, VLSI, TCL, Static Timing Analysis, RTL design, Formal Verification, Logic Synthesis, Debugging, VHDL, FPGA, Low-power Design, RTL Design

Education
Calorex   2000 — 2000
ASIC Chip design

Bhavnagar University   1994 — 1998
B.E., Instrumentation & Control

Roberto Anji Roberto Anji San Francisco Bay Area Details
Roberto Anji's Cadence Design Systems Experience December 2013 - Present
Job Verification Consultant at Cadence Design Systems
Industry Computer Hardware
Experience
Cadence Design Systems   December 2013 - Present
Verify Right Inc.   October 2004 - Present
Arasan Chip Systems Inc.  July 2013 - April 2014
SanDisk  September 2013 - November 2013
Emulex  November 2012 - September 2013
Synopsys  July 2012 - June 2013
Ambarella  December 2011 - November 2012
Brocade  April 2009 - November 2011
Creative Labs  July 2008 - November 2008
Xilinx  January 2007 - October 2008

Skills
SystemVerilog, Verilog

Education
SUNY Stony Brook   1991 — 1993
MSEE

Bangalore University

Seema Mysore Seema Mysore San Francisco Bay Area Details
Seema Mysore's Cadence Design Systems Experience March 2000 - June 2001
Job Sr Manager at Intuit
Industry Computer Software
Experience
Intuit  April 2013 - Present
Yahoo!(Livestand)   May 2006 - April 2013
Availigent   September 2005 - May 2006
Insignia  September 2004 - August 2005
CONSILIENT Inc   July 2001 - June 2002
Cadence Design Systems   March 2000 - June 2001
CARRIER ELECTRONICS   March 1998 - September 1998
COMMAND INTERNATIONAL SOFTWARE   January 1996 - January 1997

Skills
Java, Selenium, QE management, Sprint planning, Test driven development, Perl, Mobile Applications, Project Management, Agile Methodologies, Continuous Integration, Test Automation, HTML5, CSS, JavaScript, Hudson, Resource Allocation, Release Management, iOS, RESTful WebServices, Scrum Certified, Management, Scrum, Scalability, XML, Mobile Devices, Testing, Quality Assurance, Test Planning, JIRA, Software Engineering, Android

Education
Bangalore University
B.S, Information Technology

Oleg Levitsky Oleg Levitsky San Francisco Bay Area Details
Oleg Levitsky's Cadence Design Systems Experience 2003 - March 2015
Job Software Architect at Altera
Industry Computer Software
Experience
Altera  March 2015 - Present
Cadence Design Systems   2003 - March 2015
Circuit Semantics inc   2000 - 2003
Unnamed start up   2001 - 2002
Synopsys  1997 - 2000
1800etravel.net   1998 - 1999
Intel  1994 - 1997

Skills
Software Engineering, Static Timing Analysis, Engineering Management, EDA, ASIC, Software Development, Project Management, C/C++, TCL, ASIC Design, Hierarchical SOCE..., Software and Network..., Cryptography, Physical Design, Timing Closure, VLSI, Algorithms, Integrated Circuit..., SoC, Debugging, Distributed Systems, Perl, Embedded Systems, Logic Design, Verilog, Multithreading, FPGA, System Architecture, ARM

Education
Stanford University

Technion-Machon Technologi Le' Israel   1991 — 1994

Belaruski Dzjaržauny Universitet Informatyki i Radyjoelektroniki

Raghunandan Rao Raghunandan Rao San Jose, California Details
Raghunandan Rao's Cadence Design Systems Experience February 2000 - September 2003
Job Software Architect at Cadence Design Systems
Industry Computer Software
Experience
Cadence Design Systems Inc.,   March 2014 - Present
Synopsys  March 2012 - March 2014
Magma Design Automation  October 2003 - March 2012
Cadence Design Systems   February 2000 - September 2003
ST Microelectronics  1999 - 2000

Skills
EDA, Static Timing Analysis, Product Development, Software Project..., C, C++, Data Structures, Algorithms, SDLC, Object Oriented Design, Performance Improvement, People Management, Team Building, TCL, Unix Shell Scripting, FPGA, IC, Clock Tree Synthesis, Debugging, ASIC, R&D, Software Engineering, Unix, Linux, Verilog, VHDL, VLSI, Distributed Systems, SoC, Software Development, Perl, RTL design, Mixed Signal, System Architecture, Software Design, Semiconductors, Low-power Design, Physical Design, PCB design, CMOS, Place & Route, Magma, Hardware Architecture, Embedded Software, Integrated Circuit..., Management, Embedded Systems, RTL Design, Shell Scripting

Education
Karnatak University   1994 — 1998
BE, Electronics & Communication

Birla Institute of Technology and Science, Pilani
MS, Comp. Sc.

Kamlesh Rao Kamlesh Rao San Francisco Bay Area Details
Kamlesh Rao's Cadence Design Systems Experience June 2004 - March 2007
Job Sr. Manager IT Operations at Tesla Motors
Industry Computer Software
Experience
Tesla Motors  June 2015 - Present
Tesla Motors  December 2012 - June 2015
Tesla Motors  April 2012 - December 2012
NVIDIA  February 2011 - April 2012
Cadence  April 2007 - February 2011
Cadence Design Systems   June 2004 - March 2007

Skills
Perl, Linux, Shell Scripting, Cloud Computing, Unix, Software Development, Distributed Systems, Enterprise Architecture, System Architecture, Virtualization, Architecture, Unix Shell Scripting, Databases, Integration, High Performance..., Grid Computing, Analysis, JIRA, Confluence, Stash, Hipchat

Education
San Jose State University   2001 — 2003
MS, Computer Science

Bangalore University   1996 — 2000
BS, Computer Science

Carl Wisnesky Carl Wisnesky Ithaca, New York Area Details
Carl Wisnesky's Cadence Design Systems Experience May 2012 - Present
Job
Industry Computer Software
Experience
Cadence Design Systems   May 2012 - Present
Lockheed Martin  August 2011 - January 2013
Lockheed Martin  January 2010 - August 2011
Lockheed Martin  November 2007 - April 2010
Lockheed Martin  November 2006 - November 2007
Lockheed Martin  May 2003 - November 2006
Binghamton University  September 2002 - June 2003
International Business Machines  June 2001 - August 2002

Skills
OVM, UVM, SystemVerilog, Verilog, VHDL, ASIC, FPGA, SoC, EDA, Hardware Design, Digital Design, High Speed Design, TCL, Perl, RTL design, RTL coding, C++, Functional Verification, Hardware Verification, Architecture, System Architecture, Computer Architecture, Simulation, ModelSim, Processors, Microprocessors, Requirements Analysis, System Requirements, Software Requirements, Requirements..., Product Requirements, DFT, Testing, Test Automation, Test Planning, User Acceptance Testing, Team Leadership, Cross-functional Team..., Technical Leadership, Strategic Leadership, Business Strategy, ATPG, BIST, Altera, Systems Engineering, Software Development, Embedded Systems, DoDAF, Xilinx, Digital Signal...

Education
Binghamton University   2005 — 2007
Executive Master's of Business Administration (MBA)

Binghamton University   2002 — 2003
M.S., Electrical Engineering Specializing in Computer Engineering

Penn State University
B.S., Computer Engineering

Prakash Jagatheesan Prakash Jagatheesan San Francisco Bay Area Details
Prakash Jagatheesan's Cadence Design Systems Experience October 2007 - October 2010
Job Software Engineer at Google
Industry Computer Software
Experience
Google  October 2010 - Present
Cadence Design Systems   October 2007 - October 2010
Synopsys  March 2004 - September 2007
Yahoo! SDC   2003 - 2004
Yahoo!  2003 - 2004
Texas Instruments  October 2000 - July 2001

Skills
JavaScript, Data Mining, Logic Synthesis, Low-power Design, Algorithms, Perl, Data Structures, TCL, EDA, C, Debugging, C++, Distributed Systems, Shell Scripting, Testing, Compilers, Operating Systems, Programming, Embedded Systems, Multithreading, Android

Education
Indian Institute of Science   2001 — 2003
ME, Computer Science

Bangalore University   1996 — 2000
BE, Computer Science

R. V. College of Engineering, Bangalore   1996 — 2000
BE, Computer Science

Amitabh Chand Amitabh Chand Greater Boston Area Details
Amitabh Chand's Cadence Design Systems Experience June 1995 - December 1997
Job Sr. Director, Corporate Application Engineering, Synopsys
Industry Computer Software
Experience
Synopsys  February 1998 - Present
Cadence Design Systems   June 1995 - December 1997

Skills
Program Management, Product Management, Emulation, Leadership, Verilog, SystemVerilog, EDA, ASIC, VHDL, Formal Verification, C, SoC, Semiconductors, Functional Verification, VLSI, Operations Management, Team Management, Management, Debugging, Perl, TCL, Veritas Cluster Server, FPGA, Integrated Circuit..., IC, Cadence, Low-power Design, Assertion Based...

Education
Harvard University   2007 — 2010
ALM

Birla Institute of Technology and Science, Pilani   1990 — 1995
BE, MS

Ravenshaw college   1988 — 1990
+2

Omar Faruk Omar Faruk Chandler, Arizona Details
Omar Faruk's Cadence Design Systems Experience 2003 - 2009
Job Staff Physical Design Engineer at Microchip Technology
Industry Semiconductors
Experience
Microchip Technology  September 2012 - Present
MaxLinear  February 2010 - September 2012
Fastrack Design  October 2009 - February 2010
Cadence Design Systems   2003 - 2009
Cadence Design Systems   2001 - 2003
Tality Corporation (Cadence Subsidiary)   2000 - 2001
KBS Corporation   1999 - 2000

Skills
Static Timing Analysis, ASIC, EDA, Primetime, Physical Design, Low-power Design, Physical Verification, Formal Verification, Timing, Place & Route, Timing Closure, DRC, Floorplanning, Clock Tree Synthesis, Signal Integrity, Redhawk, ECO, Prototyping, Power Analysis, Low Power Design, Power Integrity, SoC, Debugging, Integrated Circuit...

Education
University of Missouri-Rolla   1996 — 1999
MS

Bangladesh University of Engineering and Technology   1989 — 1995
BS

Bob Dorion Bob Dorion Greater Boston Area Details
Bob Dorion's Cadence Design Systems Experience March 1997 - November 1998
Job Senior Director, Human Resources at Aspen Technology
Industry Human Resources
Experience
Aspen Technology  2010 - Present
Human Resources Consultant  2007 - 2010
Avid Technology, Inc.   2000 - 2007
ASIC Alliance   1998 - 2000
Cadence Design Systems   March 1997 - November 1998
General Datacomm  1995 - 1997
The Dow Chemical Company  1986 - 1995
Wang Laboratories  1982 - 1986

Skills
Talent Management, Management, Recruiting, Leadership, Human Resources, Employee Relations, Sales, Program Management, Change Management, Deferred Compensation, Temporary Placement, Employee Engagement, Organizational..., Succession Planning, Hiring, Applicant Tracking..., Organizational..., Mergers & Acquisitions, Executive Search, Talent Acquisition, Marketing, Organizational Design, Strategy, Onboarding, Grievances, Personnel Management, Interviews, HRIS, Performance Management, Executive Coaching, HR Consulting

Education
Bentley University
MBA, Human Resources Concentration

Northeastern University
BS, Business Administration

Mohan Rangan Govindaraj Mohan Rangan Govindaraj San Francisco Bay Area Details
Mohan Rangan Govindaraj's Cadence Design Systems Experience July 2012 - Present
Job Senior Member of Consulting Staff at Cadence Design Systems
Industry Computer Software
Experience
Cadence Design Systems   July 2012 - Present
Altera  November 2010 - July 2012
Altos Design Automation   January 2010 - November 2010
Synopsys  2001 - January 2010
HP - ISO, Bangalore   1999 - 2001
Motorola  1993 - 1999
Infosys Technologies Ltd.  1991 - 1993

Skills
People Management, Product Development, Static Timing Analysis, Signal Integrity, Testing, EDA, Algorithms, Linux, Microcontrollers, R&D, Firmware, Project Management, ASIC, C++, Management, Software Development, C

Education
Bangalore University   1986 — 1990
B.S/B.E, Electrical and Electronics

St. Joseph's college   1984 — 1986
12th, PUC, Physics, Chemistry, Mathematics, Biology

Vijaya High School   1981 — 1984

Linda Duan Linda Duan San Francisco Bay Area Details
Linda Duan's Cadence Design Systems Experience July 1998 - December 2006
Job at Lorentz Solution
Industry Semiconductors
Experience
Lorentz Solution   January 2007 - Present
Cadence Design Systems   July 1998 - December 2006

Education
University of California, Santa Cruz   1997 — 1998

Beijing University of Posts and Telecommunications   1990 — 1994
BS, Engineering

Rajiv Roy Rajiv Roy San Francisco Bay Area Details
Rajiv Roy's Cadence Design Systems Experience May 2010 - Present
Job EDA Software Developer at Cadence Design Systems
Industry Computer Software
Experience
Cadence Design Systems   May 2010 - Present
Magma Design Automation  June 2009 - June 2010
Magma Design Automation  September 2007 - May 2009
Cadence Design Systems   July 2002 - September 2007

Skills
Software Engineering, Algorithm Design, Data Structures, C/C++ STL, EDA, Emulation, RTL Simulation, Logic Synthesis, RTL Synthesis, Equivalence Checking, Datapath Verfication, Formal Verification, Customer Engagement, Simulations, Compilers, NCSim, Simulation Accleration, SystemVerilog, TCL, Software Project..., Algorithms, HW-SW Co-simulation and..., VLSI, Verilog, Functional Verification

Education
Indian Institute of Technology, Delhi   2004 — 2007
M.Tech, VLSI Design Tools and Technology

Birla Institute of Technology   1998 — 2002
B.Tech, Computer Science and Engg.

Rohit Gulati Rohit Gulati San Francisco Bay Area Details
Rohit Gulati's Cadence Design Systems Experience August 1996 - July 2006
Job Senior Technical Manager : Design Verification at Aquantia
Industry Semiconductors
Experience
Aquantia  October 2012 - Present
PLX Technology (through acquistion of Teranetics)   October 2010 - September 2012
Teranetics, Inc   August 2006 - September 2010
Cadence Design Systems   August 1996 - July 2006
CMC Ltd  1993 - 1994

Education
University of Virginia   1994 — 1996
MS EE, Electrical Engineering

Birla Institute of Technology   1989 — 1993
BS EE, Electronics and Communication

Rajkumar Seshasayee Rajkumar Seshasayee San Francisco Bay Area Details
Rajkumar Seshasayee's Cadence Design Systems Experience November 2014 - Present
Job Senior Principal Software Engineer at Cadence Design Systems
Industry Computer Software
Experience
Cadence Design Systems   November 2014 - Present
Cadence Design Systems   November 2005 - October 2014
Averant Inc   November 2004 - November 2005
Synplicity Inc  May 2001 - October 2004
Motorola India Electronics Ltd  February 1998 - May 2001
VIP industries pvt ltd   August 1991 - August 1994

Skills
EDA, Formal Verification, ASIC, IC, Semiconductors, timing and signal..., FPGA, Verilog, TCL, Debugging

Education
Bharathiar University   1996 — 1998
M.E, Applied Electronics

Visvesvaraya National Institute of Technology   1987 — 1991
B.E, Electronics and Power systems

Bharat Chandramouli Bharat Chandramouli San Francisco Bay Area Details
Bharat Chandramouli's Cadence Design Systems Experience 2003 - 2010
Job Software Engineer at Google
Industry Computer Software
Experience
Google  July 2010 - Present
Cadence Design Systems   2003 - 2010
Verplex Systems   2001 - 2003
Wipro  1997 - 1998

Education
University of Utah   1998 — 2001

Birla Institute of Technology and Science, Pilani   1992 — 1997

Aykut Dengi Aykut Dengi Phoenix, Arizona Area Details
Aykut Dengi's Cadence Design Systems Experience 2004 - 2007
Job Engineer and Entrepreneur
Industry Computer Software
Experience
Alto Technologies Inc.   January 2008 - Present
Cadence Design Systems   2004 - 2007
Neolinear  2001 - 2004
Motorola  June 1994 - May 2001

Skills
EDA, Signal Integrity, Physical Design, TCL, Mixed Signal, IC, Analog Circuit Design, FPGA, Analog, Circuit Design, Algorithms, Semiconductors, Simulations, Electromagnetics, Software Engineering, ASIC, SoC, VLSI, Hardware Architecture, Debugging, C, Embedded Systems, Verilog

Education
Carnegie Mellon University   1992 — 1997
PhD, Electrical and Computer Engineering

Bilkent University   1988 — 1992
BS, Electrical and Computer Engineering

Deepak Soi Deepak Soi San Jose, California Details
Deepak Soi's Cadence Design Systems Experience June 2015 - Present
Job Senior Member of Consulting Staff at Cadence Design Systems
Industry Computer Software
Experience
Cadence Design Systems   June 2015 - Present
Cadence Design Systems   July 2013 - Present
Cadence Design Systems   July 2010 - Present
Cadence  June 2007 - July 2010
Cadence Design Systems   December 2004 - May 2007

Skills
Algorithms, Logic Synthesis, EDA, C++, Low-power Design, Data Structures, Optimization, TCL, Debugging, Verilog, ASIC, SoC, VLSI, Formal Verification, RTL coding

Education
Birla Institute of Technology and Science, Pilani   2002 — 2004
M.Tech, Comp sci

State Engg. College,J&K   1998 — 2002
B.E, Computer Science, Gold Medalist (Awarded University gold medal from erstwhile president of India)

University of Jammu   1998 — 2002
B.E, Computer Science

dewan badri nath

Kamala Iyengar Kamala Iyengar San Francisco Bay Area Details
Kamala Iyengar's Cadence Design Systems Experience 2000 - 2008
Job Sr. HW Engineer at NVIDIA
Industry Semiconductors
Experience
NVIDIA  April 2008 - Present
Cadence Design Systems   2000 - 2008

Skills
Verilog, EDA, ASIC, Signal Integrity, FPGA, Debugging, Cadence

Education
Birla Institute of Technology

Pooja Khanna Pooja Khanna Palo Alto, California Details
Pooja Khanna's Cadence Design Systems Experience September 2003 - August 2004
Job Quality Assurance Professional
Industry Marketing and Advertising
Experience
Argyle Data  June 2014 - Present
Yahoo!  June 2013 - December 2013
Dstillery  March 2011 - August 2012
Cross Commerce Media  December 2008 - February 2011
Twing.com  May 2008 - November 2008
Twing.com  June 2007 - April 2008
Solidcore Systems  September 2004 - May 2007
Cadence Design Systems   September 2003 - August 2004

Skills
Quality Assurance, Testing, Agile Methodologies, Scrum, Test Automation, Java, Bugzilla, Linux, Software Quality..., JUnit, Subversion

Education
Banasthali Vidyapith
MCA, Computer Science

Chiranjeevi Reddy Chiranjeevi Reddy Chandler, Arizona Details
Chiranjeevi Reddy's Cadence Design Systems Experience July 2010 - August 2011
Job Senior Staff IC Design Engineer at Broadcom
Industry Electrical/Electronic Manufacturing
Experience
Broadcom  September 2011 - Present
Cadence Design Systems   July 2010 - August 2011
Mirafra Technologies  September 2008 - July 2010
Conexant Systems, Inc.   September 2006 - September 2008
ST Microelectronics  July 2004 - August 2006
ST Microelectronics  July 2003 - June 2004

Skills
Place and Route, STA, Synthesis, Logic Synthesis, Physical Design, ASIC, Low-power Design, Verilog, VLSI, SoC, Timing Closure, EDA, TCL, Clock Tree Synthesis, Static Timing Analysis, Semiconductors, Integrated Circuit..., Formal Verification, ARM, Primetime, Semiconductor Industry

Education
Birla Institute of Technology and Science, Pilani   1999 — 2004
B.E, Electrical & Electronics Engineering

Gautam High School   1996 — 1997

Adarsha Junior College, Ongole

Lori Smudde Lori Smudde Ithaca, New York Area Details
Lori Smudde's Cadence Design Systems Experience October 2002 - Present
Job AE at Cadence Design Systems
Industry Semiconductors
Experience
Cadence Design Systems   October 2002 - Present
IBM  June 1983 - October 2002

Skills
EDA, ASIC, Verilog, Debugging, SoC, TCL, Semiconductors

Education
Binghamton University - School of Management   1986 — 1991
MBA, Business

Syracuse University   1983 — 1985
MS, Computer Engineering

University of Illinois at Urbana-Champaign   1979 — 1983
BS, Computer Engineering

Joe Swenton Joe Swenton Ithaca, New York Area Details
Joe Swenton's Cadence Design Systems Experience
Job Senior Member Consulting Staff at Cadence Design Systems
Industry Semiconductors
Experience
Cadence Design Systems  

Skills
EDA, TCL, ASIC, Verilog, Static Timing Analysis, VLSI, Physical Design, Debugging, IC, Perl, Logic Synthesis, Simulations, SoC, Shell Scripting, C, C++, Unix, Software Engineering, Linux, DFT, Functional Verification, Algorithms

Education
Binghamton University

Kumari Jyothsna Mahale Kumari Jyothsna Mahale Greater New York City Area Details
Kumari Jyothsna Mahale's Cadence Design Systems Experience July 2006 - July 2011
Job Assistant Business Manager / Marketing Liason at Surati for Performing Arts
Industry Events Services
Experience
Surati for Performing Arts   September 2014 - March 2015
Cadence Design Systems   July 2006 - July 2011
Intel India Technology Pvt Ltd  October 2003 - July 2006
Huawei  March 2000 - October 2003
Information Technology Park Limited   1998 - 2000
HCL Perot Systems  1998 - 1998

Skills
Product Management, Product Marketing, Vendor Management, Strategic Planning, Team Management, Training, Marketing, Human Resources, Go-to-market Strategy, Project Management, Program Management, Business Development, Cross-functional Team..., Business Strategy

Education
Bangalore University

Jojimon Varghese Jojimon Varghese San Francisco Bay Area Details
Jojimon Varghese's Cadence Design Systems Experience October 2014 - Present
Job Principal Software Engineer at Cadence Design Systems
Industry Computer Software
Experience
Cadence Design Systems   October 2014 - Present
Synopsys  June 2010 - September 2014
Synopsys  December 2001 - June 2010
Cadence Design Systems   March 2000 - September 2001
STMicroelectronics  September 1998 - February 2000
NIC  June 1998 - August 1998
Melsoft Softwares   January 1996 - October 1996

Skills
Solaris, C++, C, TCL, Perl, Data Structures, Compilers, EDA, Java, Algorithms, Object Oriented Design, Software Engineering, Linux, Unix, Debugging, Software Development

Education
Birla Institute of Technology and Science, Pilani   1997 — 1998
ME

Kuvempu Vishwavidyanilaya   1990 — 1994
B.E

AKJM High School   1984 — 1988
High School Diploma

Stanford University

UCSC Silicon Valley Extension

UCSC Silicon Valley Extension

UCSC Silicon Valley Extension

Sergey Kashirsky Sergey Kashirsky San Francisco Bay Area Details
Sergey Kashirsky's Cadence Design Systems Experience 2002 - Present
Job Information Technology and Services Professional
Industry Information Technology and Services
Experience
Cadence Design Systems   2002 - Present
qb Systems ltd.   2008 - Present
Applied Materials  1997 - 2001
Xpert   1997 - 2000

Skills
Unix, Linux, System Architecture, Software Development, Project Management, Distributed Systems, ClearCase, Perl, Platform LSF, NFS, Solaris, Cloud Computing, FlexLM, Storage, High Performance..., Troubleshooting, Unix Shell Scripting, Operating Systems, Network Appliance, Cadence, EDA, TCP/IP, Scalability, Subversion, Networking, Hardware, Shell Scripting, Servers, Bash, Jenkins, SVN

Education
Technion-Machon Technologi Le' Israel   1993 — 1996
M. Sc., Aeronautical Engineering

Bauman Moscow State Technical University   1986 — 1992
M. Sc., Mechanical Engineering

Nir Weiss Nir Weiss Austin, Texas Details
Nir Weiss's Cadence Design Systems Experience September 2015 - Present
Job Principal Product Engineer at Cadence Design Systems
Industry Semiconductors
Experience
Cadence Design Systems   September 2015 - Present
Intel Corporation  April 2015 - September 2015
Cadence Design Systems   July 2013 - April 2015
Cadence Design Systems   May 2012 - July 2013
Cadence Design Systems   June 2010 - May 2012
Texas Instruments  May 2006 - June 2010
Freescale Semiconductor  March 2004 - May 2006

Skills
Power Management, Functional Verification, Specman, NCSim, SystemVerilog, Verilog, ModelSim, VHDL, Hardware Verification, Debugging, SoC, ASIC, EDA, UVM, Logic Design, ARM, JTAG, Cadence, Simulations, Hardware Description..., OCP, Hardware, TCL, VLSI, RTL design, Open Verification..., SystemC, RTL coding, Semiconductors, RTL Design, RTL Coding

Education
Ben-Gurion University of the Negev   2000 — 2004
B.Sc, Electrical & Computers Engineering

Barbara Rennert Barbara Rennert Greater Boston Area Details
Barbara Rennert's Cadence Design Systems Experience January 1994 - August 1996
Job Bar/Bat Mitzvah Tutor
Industry Religious Institutions
Experience
Congregation B'nai Shalom, Congegation Beth Elohim, Congregation Shalom   March 1997 - Present
Cadence Design Systems   January 1994 - August 1996
Cadence Design Systems   1988 - 1996
Cadence Design Systems   January 1993 - January 1994
Cadence Design Systems   December 1988 - March 1991
Prime Computer  January 1987 - December 1988
Data General  July 1985 - January 1987

Education
Babson College   1987 — 1994
MBA

Tufts University   1981 — 1985
BSEE, Electrical Engineering

Manchester High School   1978 — 1981

Eugene Zelenko Eugene Zelenko San Francisco Bay Area Details
Eugene Zelenko's Cadence Design Systems Experience August 2007 - Present
Job Volunteer at Wikimedia Foundation
Industry Information Technology and Services
Experience
Cadence Design Systems   August 2007 - Present
Wikimedia Foundation  July 2004 - Present
Simucad Design Automation  July 2005 - August 2007
Silvaco Data Systems  January 2000 - June 2005
KDE  January 2002 - August 2004
Belarus State University   July 1995 - December 1999

Skills
C, C++, GNU Make, GCC, Borland Delphi, MPI, MediaWiki, Linux, Software Engineering, Software Development, Unix, Object Oriented Design, Debugging, Multithreading, Valgrind

Education
Belarus State University   1990 — 1995
MS, Radiophysics

Belarusian State University   1990 — 1995
MS, Radiophysics

Yuane QIU Yuane QIU San Francisco Bay Area Details
Yuane QIU's Cadence Design Systems Experience August 2004 - May 2012
Job Principal Hardware Engineer at Oracle
Industry Computer Software
Experience
Oracle  May 2012 - Present
Cadence Design Systems   August 2004 - May 2012
eTop Techonology Inc   June 2001 - August 2004
Celestry Inc   June 2000 - June 2001
Ultima Interconnect Technology Inc   December 1996 - June 2000
Beijin IC Design Center   March 1988 - December 1996

Skills
EDA, TCL, Debugging, C++, Perl, Algorithms, C, Verilog, ASIC, VLSI, SoC, Multithreading

Education
Beijing Institute of Technology   1985 — 1988
Master, Computer Engineering

Hunan University   1981 — 1985
Bachelor, Computer Application

Weishan Peng Weishan Peng San Francisco Bay Area Details
Weishan Peng's Cadence Design Systems Experience August 2004 - Present
Job Software Architect
Industry Computer Software
Experience
Cadence Design Systems   August 2004 - Present
Cadence Design Systems   August 2004 - Present
eTop Design Tech. Inc.   June 2002 - August 2004
Ultima/Celestry Technology, Inc.   March 2001 - June 2002
China Integrated Circuit Design Center   March 1995 - March 2001

Skills
EDA, TCL

Education
Beijing Institute of Technology   1988 — 1995
Master, Computer Software

Changsha No 1 High School

Nikolay Rubanov Nikolay Rubanov San Francisco Bay Area Details
Nikolay Rubanov's Cadence Design Systems Experience August 2013 - Present
Job Principal Engineer at Cadence Design Systems
Industry Semiconductors
Experience
Cadence Design Systems   August 2013 - Present
Oasys Design Systems  April 2012 - Present
Magma Design Automation  October 2010 - April 2012
Cadence Design Systems   April 2005 - October 2010
Magma Design Automation  November 2003 - March 2005
Circuit Semantics, Inc.   April 2000 - October 2003

Skills
EDA, Digital Signal..., Neural Networks and..., Physical Design..., Signal Integrity and..., Computational Algorithms, Modern Graph Algorithms, Numerical Optimization, Pattern Recognition, Statistical and...

Education
Belarusian State University   1983 — 1990
Master of Science (with Honors), Computer Science

Tom Burghart Tom Burghart Austin, Texas Area Details
Tom Burghart's Cadence Design Systems Experience 2000 - 2008
Job President Owner at ComCapp Construction Services, LLC
Industry Real Estate
Experience
ComCapp Construction Services LLC   November 2009 - Present
Cadence Design Systems   2000 - 2008
Centaur Technology  May 2000 - September 2000
Cadence Design Systems   1998 - 2000
SOMERSET IBM POWER PC   1992 - 1998
CRYSTAL SEMICONDUCTOR  1990 - 1992
ADVANCED MICRO DEVICES  1989 - 1990
AIRTRON  1987 - 1988
UNITED STATES ARMY AVIATION   1984 - 1987

Skills
EDA, LVS, Sales, DRC, IC, Microprocessors

Education
The University of Texas at Austin   2008 — 2008
Computer Science PERL

Austin Community College   1987 — 1988
A.S. Degree, Engineering Design

University of Houston   1983 — 1984
Computer Science, EE

The University of Texas at Austin   1982 — 1983
Computer Science

Avinash Munshi Avinash Munshi Austin, Texas Area Details
Avinash Munshi's Cadence Design Systems Experience September 1994 - September 1996
Job Design Verification Manager at Freescale Semiconductor
Industry Computer Hardware
Experience
Freescale Semiconductor  January 2004 - Present
Motorola  January 1999 - December 2003
Cadence Design Systems   September 1994 - September 1996

Education
Texas A&M University   1996 — 1998
Masters, Computer Engineering

Birla Institute of Technology and Science, Pilani   1990 — 1994
B.Tech., Electrical & Electronics

Pushkar Moholkar Pushkar Moholkar Greater Boston Area Details
Pushkar Moholkar's Cadence Design Systems Experience February 2010 - May 2013
Job Staff Software Engineer at Draeger
Industry Computer Software
Experience
Draeger  May 2013 - Present
Cadence Design Systems   February 2010 - May 2013
Cadence Design Systems   January 2001 - January 2010
Lucent Technologies  January 2000 - January 2001

Skills
C++, C, Linux, Windows, Multithreading, Design Patterns, Java, Visual Studio, Solaris, SQL, ClearCase, HTML, XML, Perl, SNMP, TCP/IP, Refactoring, Eclipse, Lisp, Purify, Software Project...

Education
New Jersey Institute of Technology   1998 — 2000
Masters, Computer Engineering

University of Pune   1995 — 1998
Bachelor of Science, Electronics Engineering

Bharati Vidyapeeth   1992 — 1995
Diploma, Computer Science

Muktangan English School

Hongxun Liu Hongxun Liu San Francisco Bay Area Details
Hongxun Liu's Cadence Design Systems Experience August 2007 - October 2013
Job Principal Software Engineer at EMC
Industry Information Technology and Services
Experience
EMC  October 2013 - Present
Cadence Design Systems   August 2007 - October 2013
Motorola  April 2000 - August 2002

Skills
C, C++, C#, Java,TCL/TK, C++, Perl, Linux, C, Unix, Software Development, Algorithms, Java, Software Engineering, Agile Methodologies, Software Design, Embedded Systems, Design Patterns, Computer Science, Debugging, Scrum, C#, Android, .NET, Programming, Databases, Distributed Systems, TCL, TCP/IP, JavaScript

Education
Washington State University   2002 — 2007
PHD, Compute Sciences

Beihang University   1997 — 2000
Master, Computer Science

Boris Krichevskiy Boris Krichevskiy San Francisco Bay Area Details
Boris Krichevskiy's Cadence Design Systems Experience January 2003 - Present
Job Sr.Principal Software Engineer at Cadence Design Systems
Industry Computer Software
Experience
Cadence Design Systems   January 2003 - Present
Celestry Design   July 2002 - January 2003
Avant! Corp.   January 2001 - July 2002
MCST  1994 - 2000
IPMCE   1985 - 1997

Skills
EDA, Simulation, DRC, Static Timing Analysis, ASIC, C++, SoC, Extraction, Circuit Simulation, Parasitic Extraction, Simulations

Education
Bauman Moscow State Technical University   1969 — 1975
Master, Electrical engineering

Adi Morreddy Adi Morreddy Phoenix, Arizona Area Details
Adi Morreddy's Cadence Design Systems Experience May 2013 - September 2013
Job Sr.Middleware Engineer at CVSHealth,Inc.
Industry Information Technology and Services
Experience
CVS Health  October 2013 - Present
Cadence Design Systems   May 2013 - September 2013
State Farm Insurance  March 2007 - April 2013
Caterpillar Inc.  September 2006 - March 2007
Sprint  March 2005 - August 2006

Skills
WebSphere Portal, Websphere, WebSphere Application..., AIX, WebSphere MQ, WebSphere Message Broker, SOA, DB2, IBM HTTP Server, WebSphere Process Server, Weblogic, Unix, Java Enterprise Edition, JBoss Application Server, Middleware, LDAP, Solaris, Apache, Oracle, Performance Tuning, Linux, JMS, IBM AIX, WebSphere

Education
Bangalore University
Bachelor of Engineering (B.E.)

Muhammad Sarwar Muhammad Sarwar Greater Boston Area Details
Muhammad Sarwar's Cadence Design Systems Experience July 2001 - July 2002
Job Manager of Engineering, Technology development group at Allegro Microsystems, LLC
Industry Semiconductors
Experience
Allegro MicroSystems, LLC  July 2013 - Present
Allegro Microsystems  July 2008 - June 2013
ECPI University  May 2010 - May 2013
Allegro MicroSystems, Inc.   June 2003 - June 2008
ITT Technical Institute  November 2005 - November 2007
Teryon Communications   July 2002 - May 2003
Cadence Design Systems   July 2001 - July 2002

Skills
Cadence Virtuoso, IC, CMOS, Analog Circuit Design, Analog, Semiconductors, VLSI, Verilog, Circuit Design, Mixed Signal, Spectre, BiCMOS, Floorplanning, Device Characterization, LVS, Physical Design, Cadence, SPICE, VHDL, PCB design, Microprocessors

Education
University of Central Florida   1999 — 2001
MSEE, Microelectronics, 4.0/4.0

Bangladesh University of Engineering and Technology   1993 — 1998
Bachelor of Science (BSc), Electrical and Electronics Engineering

Manisha Sinha Manisha Sinha Lexington, Massachusetts Details
Manisha Sinha's Cadence Design Systems Experience November 2011 - Present
Job Software Engineer at Amadeus IT Group
Industry Computer Software
Experience
Amadeus IT Group  October 2013 - Present
ikaSystems  June 2013 - Present
Cadence Design Systems   November 2011 - Present
Agilent Technologies (EEsof EDA division)   December 2006 - November 2011
Agilent Technologies  December 2006 - October 2011
CMC Ltd Delhi   November 2004 - December 2006
Atrenta  October 2001 - October 2004

Skills
EDA, Debugging, TCL, Perl, C++, C, Algorithms, Verilog, SoC, ASIC, Software Development, Unix, Linux, Shell Scripting, VLSI, Data Structures, Design Patterns, SystemVerilog, Device Drivers, Agile Methodologies, Ant

Education
Delhi College of Engineering   1999 — 2001
ME, CTA

Bangalore University   1994 — 1998
Bachelor of Engineering (BE), Computer Science

Raymond Bordonaro Raymond Bordonaro United States Details
Raymond Bordonaro's Cadence Design Systems Experience 2002 - 2006
Job Computer Software Professional
Industry Computer Software
Experience
Lockheed Martin  2006 - 2009
Cadence Design Systems   2002 - 2006
IBM  1987 - 2002

Education
Binghamton University
Bachelor of Science, Computer Science

yimu fan yimu fan San Francisco Bay Area Details
yimu fan's Cadence Design Systems Experience physical Designsimplix solutionFebruary 2002 - July 2002
Job Staff Customer Engagement Engineer at Cadence Design Systems
Industry Computer Software
Experience
Cadence Design Systems   physical Designsimplix solutionFebruary 2002 - July 2002
empowertel   1999 - 2002
simplex  1999 - 2002

Education
Beijing University of Posts and Telecommunications
BSEE

Rochester Institute of Technology
MSEE

Onur Bakir, Ph.D. Onur Bakir, Ph.D. San Francisco Bay Area Details
Onur Bakir, Ph.D.'s Cadence Design Systems Experience July 2014 - Present
Job Principal Software Engineer at Cadence Design Systems
Industry Semiconductors
Experience
Cadence Design Systems   July 2014 - Present
Cadence Design Systems   July 2012 - June 2014
University of Michigan  August 2006 - May 2012
Bilkent University  August 2003 - May 2006

Skills
Electromagnetics, Simulations, Matlab, Signal Processing, Algorithms, Numerical Analysis, C++, High Performance..., Optics, Fortran, Mathematical Modeling, LaTeX, Lithography, Computational..., Image Processing, RF Engineering, Digital Signal..., Antennas, Labview, Software Engineering, C

Education
University of Michigan   2006 — 2012
Ph.D, Electrical Engineering

Bilkent University   2003 — 2006
MS, Electrical Engineering

Bilkent University   1998 — 2003
BS, Electrical Engineering

Kavya Shah Kavya Shah Austin, Texas Area Details
Kavya Shah's Cadence Design Systems Experience March 2014 - February 2015
Job Design Verification Engineer at Amazon
Industry Semiconductors
Experience
Amazon Web Services  February 2015 - Present
Cadence Design Systems   March 2014 - February 2015
calxeda   September 2010 - December 2013
HCL Technologies  June 2005 - April 2010

Skills
SystemVerilog, Verilog, SoC, RTL design, VLSI

Education
Banasthali Vidyapith   2004 — 2006
M.Tech, VLSI Design

Galgotia Institute of Engineering and Technology   2000 — 2004
B.Tech, Electronics and Communication

Uttar Pradesh Technical University   2000 — 2004
B-Tech

Cambridge School

Satish Ravichandran Satish Ravichandran Austin, Texas Area Details
Satish Ravichandran's Cadence Design Systems Experience August 2015 - Present
Job Sr. Principal Product Engineer
Industry Semiconductors
Experience
Cadence Design Systems   August 2015 - Present
Cadence Design Systems   July 2013 - July 2015
Cadence Design Systems   April 2009 - June 2013
Cadence Design Systems   July 2006 - March 2009
Sasken Communication Technologies  November 2003 - June 2006

Skills
EDA, Simulations, SoC, TCL, Verilog, ASIC, Matlab, Debugging, VLSI, Static Timing Analysis, Semiconductors

Education
Old Dominion University   2001 — 2003
Master’s Degree, Computer Engineering

Old Dominion University   2000 — 2001
Master’s Degree, Computer Engineering

Bharathiar University   1995 — 1999
Bachelor’s Degree, Electrical, Electronics and Communications Engineering

Ghanshyam Gupta Ghanshyam Gupta San Diego, California Details
Ghanshyam Gupta's Cadence Design Systems Experience June 2013 - July 2015
Job Engineer II, Physical Design at Qualcomm
Industry Semiconductors
Experience
Qualcomm  July 2015 - Present
Cadence Design Systems   June 2013 - July 2015
Qualcomm  September 2010 - June 2013

Skills
ASIC, Verilog, Physical Design, SoC, Static Timing Analysis, VLSI, Timing Closure, EDA, VHDL, Formal Verification, Cadence, Primetime, DRC

Education
Birla Institute of Technology   2006 — 2010
Bachelor of Engineering (BEng), Electronics and Communications Engineering, 7.25

Ravi Voleti Ravi Voleti San Francisco Bay Area Details
Ravi Voleti's Cadence Design Systems Experience September 2011 - Present
Job Lead Support AE at Cadence Design Systems
Industry Semiconductors
Experience
Cadence Design Systems   September 2011 - Present
Self  May 2010 - August 2011
ARM  October 2002 - May 2010
LSI Corporation  January 2000 - January 2002
ST Microelectronics  January 1997 - August 1999
DCM Data Systems  July 1995 - December 1995

Education
Birla Institute of Technology and Science, Pilani   1992 — 1996
Bachelors, Engineering

S.T.B.E.M High School

Shubham Singh Shubham Singh Toledo, Ohio Details
Shubham Singh's Cadence Design Systems Experience January 2010 - May 2010
Job Graduate Assistant and PhD Student at The University of Toledo
Industry Research
Experience
The University of Toledo  August 2014 - Present
Ball State University  January 2012 - May 2014
Cadence Design Systems   January 2010 - May 2010

Skills
C, Data Analysis, PowerPoint, C++, Matlab, Public Speaking, Microsoft Excel, Microsoft Word, Unix, Unix Shell Scripting, Unix Operating Systems, Network Security, Debate, Theatre, Critical Thinking, SPSS, SurveyMonkey, Qualtrics, Business Intelligence, SSRS

Education
University of Toledo   2014 — 2017
Doctor of Philosophy (PhD), Manufacturing and Technology Management

Ball State University   2012 — 2014
Master of Business Administration (MBA), Management Information Systems, Sales Management, 3.69

Thapar Institute of Engineering and Technology   2007 — 2011
Bachelor of Engineering (B.E.), Electronics and Communications Engineering

City Montessori School   2001 — 2004

Debra Emami Debra Emami Greater Seattle Area Details
Debra Emami's Cadence Design Systems Experience March 1999 - November 2000
Job Senior Administrative Assistant at City of Bellevue
Industry Government Administration
Experience
City of Bellevue  July 2011 - Present
City of Bellevue  April 2006 - June 2011
Irdeto Mobile, Inc.   December 2000 - April 2006
Cadence Design Systems   March 1999 - November 2000
Future Shop  July 1997 - March 1999
McLaren, Inc.   July 1992 - September 1994

Skills
Notary Public

Education
Portland State University   2000 — 2000
Attended, Human Resources Certification Program

Eastern Washington University   1995 — 1997
Bachelor of Arts, Elementary Education, English Major

Bellevue Community College   1992 — 1994
Associate in Arts and Sciences

Lake Washington High School   1989 — 1992

xue qian xue qian San Jose, California Details
xue qian's Cadence Design Systems Experience June 2013 - Present
Job Member of Technical Staff at Cadence Design Systems
Industry Electrical/Electronic Manufacturing
Experience
Cadence Design Systems   June 2013 - Present
Microchip Technology  May 2012 - December 2012

Education
The University of Texas at Austin   2011 — 2013
Master of Science (MS), Electrical and Computer Engineering

Beihang University   2007 — 2011
Bachelor of Science (BS)

Tanu Ahuja Tanu Ahuja Alpharetta, Georgia Details
Tanu Ahuja's Cadence Design Systems Experience September 2007 - September 2009
Job Production Support Enginner AT&T
Industry Information Technology and Services
Experience
AT&T  November 2013 - Present
SafeNet Infotech   October 2011 - December 2012
ThinktechConsultants   August 2010 - October 2011
Cadence Design Systems   September 2007 - September 2009
Wipro Technologies  July 2004 - September 2007

Skills
Perl, Scrum, Agile Methodologies, Shell Scripting, Linux, Software Development, Testing, Databases, Solaris, Unix, Unix Shell Scripting, Selenium, expect, NIS, NFS, SAMBA, CIFS, JIRA, VMware, Nagios, Splunk, Cfengine, Tortoise SVN, Tealeaf, NX, Wily Introscope

Education
Banasthali Vidyapith   2001 — 2003
Master of Science (M.S.)

Ch. Charan Singh University   1998 — 2001
B.C.A

James Blomberg James Blomberg Fulton, New York Details
James Blomberg's Cadence Design Systems Experience October 2012 - Present
Job Member of Technical Staff at Cadence Design Systems
Industry Research
Experience
Cadence Design Systems   October 2012 - Present
New York Air National Guard  August 2005 - August 2011
Rom Research Labs   2011 - 2011
INFICON  June 2008 - July 2010

Skills
Electronics, Matlab, Technical Writing

Education
SUNY Binghamton   2009 — 2012
Bachelor of Science (B.S.), Electrical and Electronics Engineering, 3.5

State University of New York College of Agriculture and Technology at Morrisville   2007 — 2009
Associate of Science (A.S.), Electrical, Electronic and Communications Engineering Technology/Technician, 3.3

Nagendra Chennagiri Nagendra Chennagiri Tracy, California Details
Nagendra Chennagiri's Cadence Design Systems Experience February 2002 - February 2003
Job Epic Analyst & Tech Lead at Kaiser Permanente IT
Industry Hospital & Health Care
Experience
Kaiser Permanente IT  September 2003 - Present
IBM  February 2003 - September 2003
Cadence Design Systems   February 2002 - February 2003
Many other companies   August 1998 - February 2002

Skills
Epic MyChart, Epic, Epic Ambulatory, MyChart, Ambulatory, Epic testing, Cadence, Epic Cadence

Education
BMS College of Engineering, Bangalore
Bachelor of Engineering (B.E.), Electrical, Electronics and Communications Engineering

Poornima Pai Poornima Pai San Jose, California Details
Poornima Pai's Cadence Design Systems Experience 2014 - Present
Job Lead Product Engineer at Cadence Design Systems
Industry Semiconductors
Experience
Cadence Design Systems   2014 - Present
Cadence Design Systems India Pvt Ltd   July 2013 - July 2014
Cadence Design Systems India Pvt Ltd   February 2011 - June 2013
Open Silicon Research India Pvt Ltd   June 2007 - January 2011

Skills
ASIC, Logic Synthesis, Physical Synthesis, Formal Verification, low power, Low-power Design, Static Timing Analysis, RTL Design, TCL, SoC, Verilog, VLSI

Education
R. V. College of Engineering, Bangalore   2009 — 2011
Master of Science (MS), ASIC DESIGN

BMS College of Engineering, Bangalore   2003 — 2007
Bachelor of Engineering (BE), Electronic and Communications Engineering Technology

Select page



Similar Companies